An integrated circuit includes a NAND string including a string selection transistor SST and a ground selection transistor GST disposed at either end of series-connected memory storage cells MC. Each of the memory storage cells is a memory transistor having a floating gate, and at least one of the string selection transistor SST and the ground selection transistor GST is a memory transistor having a floating gate. The threshold voltage Vth of programmable string selection transistors SST and the ground selection transistor GST is variable and user controllable and need not be established by implantation during manufacture. Each of the programmable string selection transistors SST and the ground selection transistors GST in a memory block may be used to store random data, thus increasing the memory storage capacity of the flash memory device.
|
0. 26. A method of operating a nonvolatile memory device including a plurality of memory blocks including a first memory block, the first memory block including a plurality of cell strings including a first cell string and a second cell string, each of the first cell string and the second cell string including a plurality of nonvolatile memory cell transistors that are connected in series, the first cell string including a first string selection transistor, the second cell string including a second string selection transistor, the first string selection transistor and the second string selection transistor being connected to a string selection line, the method comprising:
programming the first string selection transistor by applying a program voltage to the string selection line and a program bitline voltage to a first bitline connected to the first cell string; and
program-inhibiting the second string selection transistor by floating a second bitline connected to the second cell string during the applying of the program voltage to the string selection line;
wherein the first string selection transistor is disposed between the first bitline and the plurality of nonvolatile memory cell transistors of the first cell string,
the second string selection transistor is disposed between the second bitline and the plurality of nonvolatile memory cell transistors of the second cell string, and
each of the first selection transistor and the second selection transistor is the same transistor type as the plurality of nonvolatile memory cell transistors,
wherein the first cell string includes a first ground selection transistor that is connected to a ground selection line and disposed between a source line and the plurality of nonvolatile memory cell transistors of the first cell string,
the second cell string includes a second ground selection transistor that is connected to the ground selection line and disposed between the source line and the plurality of nonvolatile memory cell transistors of the second cell string, and
each of the first ground selection transistor and the second ground selection transistor is a different transistor type from the plurality of nonvolatile memory cell transistors.
0. 9. A method of operating a nonvolatile memory device including a plurality of memory blocks including a first memory block, the first memory block including a plurality of cell strings including a first cell string and a second cell string, each of the first cell string and the second cell string including a plurality of nonvolatile memory cell transistors that are connected in series, the first cell string including a first string selection transistor, the second cell string including a second string selection transistor, the first string selection transistor and the second string selection transistor being connected to a string selection line, the method comprising:
programming the first string selection transistor by applying a program voltage to the string selection line and a program bitline voltage to a first bitline connected to the first cell string; and
program-inhibiting the second string selection transistor by applying an inhibit voltage higher than the program bitline voltage to a second bitline connected to the second cell string while the applying the program voltage to the string selection line;
wherein the first string selection transistor is disposed between the first bitline and the plurality of nonvolatile memory cell transistors of the first cell string,
the second string selection transistor is disposed between the second bitline and the plurality of nonvolatile memory cell transistors of the second cell string, and
each of the first selection transistor and the second selection transistor is the same type of transistor as a type of the plurality of nonvolatile memory cell transistors,
wherein the first cell string includes a first ground selection transistor that is connected to a ground selection line and disposed between a source line and the plurality of nonvolatile memory cell transistors of the first cell string,
the second cell string includes a second ground selection transistor that is connected to the ground selection line and disposed between the source line and the plurality of nonvolatile memory cell transistors of the second cell string, and
each of the first ground selection transistor and the second ground selection transistor is a different type of transistor from a type of the plurality of nonvolatile memory cell transistors.
0. 19. A method of operating a nonvolatile memory device including a plurality of memory blocks including a first memory block, the first memory block including a plurality of cell strings including a first cell string and a second cell string, each of the first cell string and the second cell string including a plurality of nonvolatile memory cell transistors that are connected in series, the first cell string including a first string selection transistor, the second cell string including a second string selection transistor, the first string selection transistor and the second string selection transistor being connected to a string selection line, the method comprising:
performing a first program loop comprising:
applying a first program voltage to the string selection line to program the first string selection transistor;
during the applying of the first program voltage to the string selection line, applying a plurality of wordline voltages to a plurality of wordlines connected to the plurality of nonvolatile memory cell transistors, the first program voltage being higher than each of the plurality of wordline voltages;
during the applying of the first program voltage to the string selection line, applying a program bitline voltage to a first bitline connected to the first cell string;
during the applying of the first program voltage to the string selection line, applying an inhibit voltage higher than the program bitline voltage to a second bitline connected to the second cell string;
applying a verify voltage to the string selection line to verify a program status of the first string selection transistor; and
obtaining a verify result corresponding to the program status of the first string selection transistor; and
performing a second program loop following the first program loop, the second program loop comprising:
applying a second program voltage to the string selection line to increase a threshold voltage of the first string selection transistor; and
applying the verify voltage to the string selection line to verify the program status of the first string selection transistor after applying the second program voltage,
wherein the first string selection transistor is disposed between the first bitline and the plurality of nonvolatile memory cell transistors of the first cell string,
the second string selection transistor is disposed between the second bitline and the plurality of nonvolatile memory cell transistors of the second cell string, and
each of the first selection transistor and the second selection transistor is the same type of transistor as a type of the plurality of nonvolatile memory cell transistors,
wherein the first cell string includes a first ground selection transistor that is connected to a ground selection line and disposed between a source line and the plurality of nonvolatile memory cell transistors of the first cell string,
the second cell string includes a second ground selection transistor that is connected to the ground selection line and disposed between the source line and the plurality of nonvolatile memory cell transistors of the second cell string, and
each of the first ground selection transistor and the second ground selection transistor is a different type of transistor from a type of the plurality of nonvolatile memory cell transistors.
0. 1. A method of programming a flash memory device having a plurality of NAND cell units in each of a plurality of memory blocks, a plurality of memory cell transistors in each NAND cell unit controlled by respective wordlines, a first selection line connected to a first selection transistor in each of the NAND cell units in a memory block, each first selection transistor being a memory transistor connected in series to the plurality of memory cell transistors in each NAND cell unit, the method comprising:
simultaneously erasing all of the memory cell transistors in the first memory block among the plurality of memory blocks;
programming all the memory cell transistors connected to a first wordline in the first memory block; and
programming and program-inhibiting all first selection transistors in all NAND cell units of the first memory block.
0. 2. The method of
0. 3. The method of
0. 4. The method of
0. 5. The method of
0. 6. The method of
0. 7. The method of
0. 8. The method of
0. 10. The method of claim 9, further comprising applying a plurality of wordline voltages to a plurality of wordlines connected to the plurality of nonvolatile memory cell transistors of each of the first cell string and the second cell string during the applying of the program voltage to the string selection line,
wherein the program voltage is higher than each of the plurality of wordline voltages.
0. 11. The method of claim 10, wherein the program bitline voltage is a ground voltage.
0. 12. The method of claim 11, wherein the inhibit voltage is generated from a power supply voltage.
0. 13. The method of claim 9, further comprising erasing the plurality of nonvolatile memory cell transistors in the first memory block before the programming of the first string selection transistor.
0. 14. The method of claim 9, further comprising performing a verification operation to verify a program status of the first string selection transistor by applying a verify voltage to the string selection line.
0. 15. The method of claim 14, further comprising applying a plurality of read voltages to the plurality of wordlines during the applying of the verify voltage to the string selection line,
wherein the verify voltage is lower than each of the plurality of read voltages.
0. 16. The method of claim 9, further comprising receiving data from an external device,
wherein the programming of the first string selection transistor and the program-inhibiting of the second string selection transistor are performed based on the data.
0. 17. The method of claim 9, further comprising applying a plurality of wordline voltages to a plurality of wordlines connected to the plurality of nonvolatile memory cell transistors of each of the first cell string and the second cell string during the applying of the program voltage to the string selection line,
wherein the program voltage is higher than each of the plurality of wordline voltages, and
the plurality of nonvolatile memory cell transistors of each of the first cell string and the second cell string are exclusively disposed and adjacent to one another.
0. 18. The method of claim 9, wherein the plurality of nonvolatile memory cell transistors are a charge trap type.
0. 20. The method of claim 19, wherein the program bitline voltage is a ground voltage.
0. 21. The method of claim 20, wherein the inhibit voltage is generated from a power supply voltage.
0. 22. The method of claim 19, further comprising erasing the plurality of nonvolatile memory cell transistors in the first memory block before the performing of the first program loop.
0. 23. The method of claim 19, further comprising receiving data from an external device,
wherein the programming of the first string selection transistor and the program-inhibiting of the second string selection transistor are performed based on the data.
0. 24. The method of claim 19, wherein the program voltage is higher than each of the plurality of wordline voltages, and
the plurality of nonvolatile memory cell transistors of each of the first cell string and the second cell string are exclusively disposed and adjacent to one another.
0. 25. The method of claim 19, wherein the plurality of nonvolatile memory cell transistors are a charge trap type.
0. 27. The method of claim 26, wherein the plurality of nonvolatile memory cell transistors are memory transistors of the charge trap type, and
the first selection transistor and the second selection transistor are memory transistors of the charge trap type.
|
This application is a Divisional of U.S. application Ser. No. 12/424,135 filed on Apr. 15, 2009 now U.S. Pat. No. 8,243,518, which claims priority to Korean Patent Application 10-2008-0046129, filed on May 19, 2008, in the Korean Intellectual Property Office, the disclosures of which are incorporated by reference herein in their entireties.
1. Technical Field
The present invention generally relates to flash memory devices, and more particularly, to a method of forming selection transistors as memory transistors in a NAND type flash EEPROM.
2. Discussion of the Related Art
Non-volatile memory devices, such as flash memory devices, may be provided in a NOR-type configuration or a NAND-type configuration and can be electrically rewritten and formed with high integration density. NAND-type non-volatile semiconductor memory devices include a plurality of NAND cell units. Each NAND cell unit is configured by serially connecting a plurality of memory transistors in a column direction between a source and a drain. Selection gate (SG) transistors are connected to at each end of the series-connected memory transistor circuit.
Two types of non-volatile memory transistors are floating gate type memory transistors and floating trap (charge trap) type memory transistors. A floating gate type memory transistor includes a control gate and a conductive floating gate that is isolated, by an insulating layer, from a field effect transistor (FET) channel formed in a substrate. Floating gate type memory transistors may be programmed by storing charges as free carriers on the conductive floating gate.
A floating gate type memory transistor is similar to a standard MOSFET transistor, except that it has two gates instead of just one. One gate is the control gate (CG) like in other MOSFET transistors, but the second gate is a floating gate (FG) that is insulated all around by an oxide insulator. Because the FG is isolated by its insulating oxide layer, any electrons placed on it get trapped there and thus store the information.
When electrons are trapped on the FG, they modify (partially cancel out) an electric field coming from the CG, which modifies the threshold voltage (Vt) of the cell. Thus, when the cell is “read” by placing a specific voltage on the control gate (CG), electrical current will either flow or not flow between the cell's source and drain connections, depending on the threshold voltage (Vt) of the cell. This presence or absence of current is sensed and translated into 1's and 0's, reproducing the stored data.
Floating trap (charge trap) type memory transistors may include a non-conductive charge storage layer between a gate electrode and a field effect transistor (FET) channel formed in a substrate. Floating trap type memory transistors may be programmed by storing charges in traps in the non-conductive charge storage layer.
When a positive voltage is applied on the gate electrode, electrons are tunneled via the tunneling insulating layer to become trapped in the charge storage layer. As the electrons are accumulated in the charge storage layer, a threshold voltage of the memory transistor is increased, and the memory transistor becomes programmed. In contrast, when a negative voltage is applied to the gate electrode, trapped electrons are discharged to the semiconductor substrate via the tunneling insulating layer. Concurrently, holes become trapped by the tunneling insulating layer. Consequently, the threshold voltage of the memory transistor is decreased, and the memory transistor becomes erased.
Conventional NAND Flash memory strings typically are isolated from other strings by shallow trench isolation (STI), that prevents electrical current leakage between adjacent semiconductor device components, and have three types of transistors which are: the memory transistor transistors (implementing nonvolatile data-storage memory transistors); string select transistors SST; and ground select transistors GST. Typically, in a NAND flash memory device, string selection and ground selection transistors (SSL and GSL) are disposed at the ends of a NAND string and are used to select the NAND string during program, erase and read operations.
A group of NAND cell units (NAND strings) arranged in a row direction is called a NAND cell block (memory block, MB). The gates of selection transistors SST and GST arranged on the same row are commonly connected to a corresponding one of selection gate lines and the control gates of memory transistors arranged on the same row are commonly connected to a corresponding one of control gate lines. If n memory transistors are serially connected in the NAND cell unit, the number of control gate lines of memory transistors contained in one NAND cell block is n.
When programming data, first, all data items stored in all memory transistors of memory storage cells in the entire memory block (MB) are simultaneously erased. The erase process is performed by setting all of the control gate lines (word lines) of memory transistors in the selected memory block to a low voltage Vss (for example, 0V) and applying high positive voltage Vera (erase voltage, for example, 20V) to a p-type well region in which the memory cell array is formed to discharge electrons in the floating gates into the channel regions. As a result, all data items stored in all memory transistors of memory storage cells in the entire memory block are all set to “1” data. Multiple or all memory blocks can be simultaneously erased.
After the above-described simultaneous data erase step, the data programming process is simultaneously performed for a plurality of memory transistors connected to a selected control gate line. The unit of binary data to be programmed in the memory transistors connected to a selected control gate line is generally defined as one “page” of data. The “page” order in which data is programmed into the memory transistors (pages) in the memory block is based either on a system in which data is programmed in a random order (random programming process) or on a system in which data is sequentially programmed in one direction (sequential programming process). In the sequential programming process, generally, data is programmed in sequential pages in order from the source-side memory transistor.
If high positive voltage Vpgm (program voltage, for example, 20V) is applied to a selected control gate line in the simultaneous programming process, electrons are injected from the channel of the memory transistor into the floating gate in the case of “0” data (so-called “0” programming or “0” write). In this case, injection of electrons is inhibited in the case of “1” data (so-called program inhibition, “1” programming or “1” write). Thus, while writing random data into memory transistors of one page, two types of data programming operations are simultaneously performed and it is necessary to control the channel voltage of each memory transistor according to its program data. For example, in the case of “0” data, the channel voltage is kept low so as to apply a strong electric field to the gate insulating film under the floating gate when the program voltage Vpgm is applied to the control gate. In the case of “1” data, the channel voltage is boosted so as to make weak the electric field applied to the gate insulating film and inhibit injection of electrons into the floating gate. If the channel voltage is insufficiently boosted, electrons are injected so that the threshold voltage of the memory transistor to be subjected to the “1” programming process will be changed. This phenomenon is referred as “erroneous programming” or “write error” or “program disturb”. Therefore, in order to realize the programming operation of the NAND type flash EEPROM, it is necessary to suppress variation in the threshold voltage due to erroneous programming within a specified range so as not to cause erroneous operation.
In a conventional NAND Flash memory string, the select transistors SST and GST are standard. MOSFET transistors, each having one control gate.
A leakage current may occur in unselected strings in unselected blocks during a read operation of a selected block, thereby causing read error to occur. Hence, it is necessary to control the leakage current of the select transistor. To this end, conventionally a threshold voltage implant is performed during manufacture in the select transistor region, requiring additional (e.g., mask, implantation) steps in a method of manufacturing the NAND flash memory device.
For the purpose of controlling threshold-voltage distributions of programmed memory cells densely and precisely, an incremental step pulse programming (ISPP) mode is often used. According to the ISPP mode, a programming voltage applied to a word line rises stepwise up during repetition of loops of programming cycle. The programming voltage increases by a predetermined step increment (ΔV), also referred to as a “rising rate”. During the programming sequence, a cell threshold voltage of a programmed cell increases at a rate predetermined for each programming loop. Programming of a nonvolatile memory device by means of the ISPP mode is disclosed in U.S. Pat. No. 6,266,270, entitled “Non-Volatile Semiconductor Memory and Programming Method of the Same”. Each programming loop generally is divided into programming and program-verifying periods. In the programming period, memory cells are programmed under a given bias condition as is well known in this art. In the program-verifying period, the memory cells programmed once are verified whether they are conditioned in the target threshold voltages. The programming loops are repeated for a predetermined number of times until all memory cells are completely programmed at the target threshold voltages. As well known, the program-verifying operation is similar to a reading operation, except that read data is not output to external of the device.
An aspect of the invention provides NAND cell units including selection transistors (e.g., string select transistors SST and/or ground select transistors GST) that are programmable memory transistors. The selection transistors SST and GST may be formed as memory transistors each having a floating gate in addition to a control gate. Thus, the threshold voltage Vth of the selection transistors SST and GST can be controlled by the user who may control the extent that the selection transistors SST and GST are programmed. If memory storage cells disposed between the selection transistors SST and GST in the same NAND cell unit are formed as memory transistors each having a floating gate in addition to a control gate, then conventionally necessary fabrication steps for creating a butting contact between the control gate and a dummy floating gate formed in the selection transistors SST and GST can be avoided. Further, because the string selection transistor SST and the ground selection transistor GST in each NAND cell unit in every memory block become a read/write accessible memory transistor, additional data can be stored in selection transistors SST and GST in each memory block, thus increasing the capacity of Flash memory devices. And because the gate lengths of the control gates of selection transistors may be the same as the gate length of the control gates of the memory storage cells MC (MC0, MC1, MCi-2, MCi-1), the integration and scalability of NAND flash devices may be improved.
An aspect of the invention provides a flash memory device, comprising: a plurality of memory blocks, each memory block including a NAND cell unit having a first selection transistor connected in series to a plurality of memory cells controlled by respective wordlines, wherein each memory cell is a memory transistor, wherein the first selection transistor is a memory transistor. Each NAND cell unit may further comprise a second selection transistor (e.g., GST) connected in series to a plurality of memory cells, and the second selection transistor (e.g., GST) may also be a memory transistor. Every memory cell transistor may include a control gate and a floating gate. The first selection transistor may be a string selection transistor SST controlled by a string selection line SSL, and the second selection transistor may be a ground selection transistor GST controlled by a ground selection line. The first selection transistor being a memory transistor has a variably programmable threshold voltage, and thus its threshold voltage need not be fixed by implantation at time of manufacture.
Another aspect of the invention provides a method of programming a flash memory device having an plurality of NAND cell units in each of a plurality of memory blocks, a plurality of memory cell transistors in each NAND cell unit controlled by respective wordlines, a first selection line connected to a first selection transistor in each of the NAND cell units in a memory block, each first selection transistor being a memory transistor connected in series to the plurality of memory cell transistors in each NAND cell unit. The method comprises: simultaneously (bulk) erasing all of the memory cell transistors in the first memory block among the plurality of memory blocks (or in all memory blocks); then programming all the memory cell transistors connected to a first wordline in the first memory block; then programming and program-inhibiting all first selection transistors (e.g., string selection transistors SST) in every NAND cell unit of the first memory block. The method preferrably further comprises verifying the threshold voltage of each first selection transistor (e.g., string selection transistors SST) to have a predetermined threshold voltage. The memory cell transistors of the flash memory device may be memory transistors of the floating gate type and the first selection transistors (e.g., string selection transistors SST) and also the second selection transistors (e.g., ground selection transistors GST) may be memory transistors of the floating gate type.
Another aspect of the invention provides a solid state memory module for a computer system, the module comprising: a housing; an interface connector on the housing; a flash memory controller located within the housing, and an integrated circuit including the NAND cell units including string selection transistors SST and/or ground selection transistors GST that are memory transistors (e.g., of the floating gate type). The interface connector may be an IDE interface connector including a forty IDE pin interface and a power connector, or the housing may have an SD card form factor and the interface connector has eight electrical contact pads. Alternatively, the housing may have the form factor of any of a MS (memory stick), CF (compact flash), SMC (smart media), MMC (multi media), SD (Secure Digital), or XD (XD-Picture Card).
Another aspect of the invention provides a computer system comprising the solid state memory module. The computer system may be a personal computer (PC), a personal digital assistant (PDA), an MP3 player, a digital audio recorder, a pen-shaped computer, a digital camera, or a video recorder.
The above and other features of exemplary embodiments of the present invention will become readily apparent to persons skilled in the art by reference to the following detailed description when considered in conjunction with the accompanying drawings wherein:
The memory card 100 further includes a memory controller (not shown) which controls data flow and commands between a memory Input/Output interface 160 and the flash memory transistors (in memory cell array 110). Some examples of the external device 200 include personal computers, file servers, peripheral devices, wireless devices, digital cameras, personal digital assistants (PDA's), MP3 audio players, MPEG video players, and audio recorders. It will be appreciated by those skilled in the art that additional circuitry and control signals can be provided, and that the computer system of
The flash memory device 100 includes a memory cell array 110, a row (X) selector 120, a register block 130, an Input/Output interface 160, a voltage generator 150, and control logic 140. The register block (data input/output buffer) 130 latches program data, senses and latches data at the readout time. The Voltage Generator (booster circuit) 150 creates and generates the program voltage Vpgm, a plurality of different intermediate voltages (e.g., Vpass1 to Vpassn) and a bit line voltage Vb1 from the power supply voltage. The row (X) selector 120 supplies a control signal to the Voltage Generator 150 and is supplied with the program voltage Vpgm and the intermediate voltages Vpass1 to Vpassn.
Referring to
In the case of programming, voltages such as the program voltage Vpgm, intermediate voltages Vpass1 to Vpassn and bit line voltage Vb1 are generated from the power supply voltage by the voltage generator 150. The above voltages are applied to the control gate lines (WL0-WLi-1) and selection gate lines (SSL, GSL), and source line of the selected memory block (MB) via the row selector 120 and data is programmed into a selected memory transistor. The program voltage Vpgm is applied to the selected control gate line and the types of voltages applied to the non-selected control gate lines and the way of applying the voltages to the non-selected control gate lines vary depending upon the position of the selected control gate line in the selected memory block (MB). The memory storage cells (MC0, MC1, MCi-2, MCi-1) may be memory transistors of the floating gate type, and in that case the selection transistors SST and GST may also be memory transistors of the floating gate type and so there is no butting contact between the control gate and the floating gate in the selection transistors SST and GST.
The memory storage cells MC (MC0, MC1, MCi-2, MCi-1) may be memory transistors of the floating gate type each having a floating gate MC-FG, and in that case the selection transistors SST and GST may be memory transistors of the floating gate type and there is no butting contact between the to control gates (SSL, GSL) and the floating gates (SST-FG, GST-FG) in the selection transistors SST and GST.
In conventional NAND cell units, the gate length of the control gates of selection transistors are longer than the gate length of control gates of memory storage cells MC (MC0, MC1, MCi-2, MCi-1) connected to word lines WL, because selection transistors are normally reliant upon doping during manufacture to achieve an appropriate threshold voltage Vth. In accordance with an exemplary embodiment of the invention, the selection transistors are programmable memory transistors, and the gate lengths of the control gates of selection transistors may be the same as the gate length of the control gates of the memory storage cells MC (MC0, MC1, MCi-2, MCi-1).
Each memory storage cell (memory transistors MC0, MC1, MCi-2, MCi-1) is able to store binary data, (i.e., “program” data “0” involving a high threshold voltage representing that electrons have been injected into the floating gate from a channel thereof, and “erase” or “inhibit” data “1” involving a low threshold voltage representing that electrons have been discharged from the floating gate to the channel). Before data writing, data stored in all the memory storage cells (memory transistors MC0, MC1, MCi-2, MCi-1) of the memory block are beforehand erased collectively.
In general, a preferred sequence of operations is to erase all the memory storage cells (memory transistors MC0, MC1, MCi-2, MCi-1) and all the string select transistors (SST) and/or ground select transistors (GST) in all (or a plurality of) memory blocks (MB) S100 (see erase bias voltages applied in
During this erase step S100, the low voltage Vss (e.g., ground, 0 volts) is also applied to the string selection lines (SSL), and the ground selection lines (GSL) while the positive boosted voltage (erasing voltage Vers) is applied to the p-type well (PWELL). Thus, the string selection transistor (SST) and the ground selection transistor (GST) that are memory transistors including floating gates, are also erased (set to “1”).
After step S100 in
Data writing into the respective memory storage cells of each NAND string may be performed by controlling the channel potential of a selected memory storage cell depending upon whether data “0” or “1” is to be written therein. For example, in the case of data “0” writing, the channel potential is kept low. Thus, when the write voltage is applied to the control gate of the selected memory storage cell (e.g. MC0), its floating gate is boosted to thereby cause electron injection into the floating gate. In the case of “1” data writing (or write inhibit), the channel potential is boosted to thereby inhibit electron injection into the floating gate.
There are various systems for controlling channel potentials in the case of data writing. A self-boost system is used in which when “1” data is to be written, the channel of a selected memory storage cell is placed in a floating state and the channel potential is boosted by capacitive coupling of the channel to the control gate. More particularly, before the write voltage is applied to the control gate line of a particular memory storage cell (e.g., WL0), Vss or Vdd is applied to its bit line depending upon write data “0” or “1” to turn ON a selected gate transistor (e.g., MC0) on the bit line side and to turn OFF a selected gate transistor on the source side. Thus, when “0” data is to be written, Vss is transferred to the NAND cell channel. When “1” data is to be written, the NAND cell channel is precharged to a potential equal to the voltage (for example, Vdd+.alpha.) applied to the gate of the selected gate transistor minus the threshold voltage of the selected gate transistor to thereby place the NAND cell channel in a floating state.
A Local Self-Boost (LSB) system is also used in which two memory storage cells disposed one on either side of a selected memory storage cell are turned OFF. Thus, only the channel of the selected memory storage cell is placed in a floating state where it is cut off from other memory storage cells to thereby boost the channel of the selected memory storage cell.
In initialization step S200, the memory block number (counter) BN is initialized to zero. The memory block number (counter) BN is incremented (S250) each time the steps S210, S220, S230 are performed upon the current memory block, until all memory blocks (S240, YES branch) have been processed. In step S210, data not for storage in the memory storage cells (memory transistors MC0, MC1, MCi-2, MCi-1) of the flash memory device 100 of
During the “SST programming” step S220 of
During the “verify SST Vth” step S230 of
During the “SST PGM inhibit” mode of operation, a ground voltage (0V) is applied to all the control gate lines (e.g., word lines WL0-WLi-1), and to the control gate/line (GSL) of the ground select transistor (GST), and the ground voltage (0V) is applied to the source line CSL. However, a voltage V1 indicating data “1” is applied to the bit line BL, and V1 is greater than the ground voltage (0V). The voltage of V1 may be applied without changing of register. Meanwhile, the program voltage Vpgm is applied to the string select line SSL and to the control gates of all string select transistors SST in the memory block. Thus all the string select transistors SST in the current memory block may be simultaneously and randomly programmed or inhibited to have a desired threshold voltage Vth, e.g., a high Vth in SSTs with “0” data stored therein (see
Referring again to
The ground select transistors GST are incremental step pulse programmed (ISPP), block by block among the memory blocks (MB) within the memory cell array 110 in the flash memory device 100 of
The ground select transistors GST in each block are able to store binary data, (i.e., “program” data “0” involving a high threshold voltage representing that electrons have been injected into the floating gate from a channel thereof, and “erase” or “inhibit” data “1” involving a low threshold voltage representing that electrons have been discharged from the floating gate to the channel) and are programmed by applying the received data and the bias voltages as illustrated in
In initialization step S300, the memory block number (counter) BN is initialized to zero. The memory block number (counter) BN is incremented (S350) each time the steps S310, S320, S330 are performed upon the current memory block, until all memory blocks (S340, YES branch) have been processed. In step S310, data not for storage in the memory storage cells (memory transistors MC0, MC1, MCi-2, MCi-1) of the flash memory device 100 of
During the “verify SST Vth” step S330 of
In initialization step S400, the memory block number (counter) BN is initialized to zero. The memory block number (counter) BN is incremented (S430) each time the programming step S410 is performed upon the ground select transistors GST of the current memory block BN, until all memory blocks (S420, YES branch) have been processed. In programming step S410, the ground select transistors (GST) in the current block BN are programmed.
During a “one-pulse” GST programming during step S410 of
Referring to
The memory storage cells (MC0, MC1, MCi-2, MCi-1) may be memory transistors of the floating gate type, and in that case the string selection transistors SST may also be memory transistors of the floating gate type and so there is no butting contact between the control gate and the floating gate in the selection transistors SST. However, in this second embodiment of the invention, and the ground selection transistors GST are not memory transistors and are not programmable. Thus, as shown in
The memory storage cells MC (MC0, MC1, MCi-2, MCi-1) may be memory transistors of the floating gate type, and in that case the string selection transistors SST may be memory transistors of the floating gate type and there is no butting contact between the control gates (SSL) and the floating gates (SST-FG) of each string selection transistors SST.
In accordance with an exemplary embodiment of the invention, the string selection transistors SST are programmable memory transistors, and the gate lengths of the control gates of string selection transistors SST may be the same as the gate length of the control gates of the memory storage cells MC (MC0, MC1, MCi-2, MCi-1).
The memory storage cells (MC0, MC1, MCi-2, MCi-1) may be memory transistors of the floating gate type, and in that case the ground selection transistors GST may also be memory transistors of the floating gate type and so there is no butting contact between the control gate and the floating gate in the ground selection transistors GST. However, in this exemplary embodiment of the invention, the string selection transistors SST are not memory transistors and are not programmable. Thus, as shown in
The memory storage cells MC (MC0, MC1, MCi-2, MCi-1) may be memory transistors of the floating gate type, and in that case the ground selection transistors GST may be memory transistors of the floating gate type and there is no butting contact between the control gates (GSL) and the floating gates (GST-FG) of each ground selection transistors GST.
In accordance with an exemplary embodiment of the invention, the ground selection transistors GST are programmable memory transistors, and the gate lengths of the control gates of ground selection transistors GST may be the same as the gate length of the control gates of the memory storage cells MC (MC0, MC1, MCi-2, MCi-1).
It will be appreciated by those skilled in the art that additional circuitry and control signals can be provided, and that the computer system of
The memory device 2500 of the memory system of
The memory device 2500 in the computer system 2000 of
As described above, in memory devices in accordance with exemplary embodiments of the invention, memory transistors and selection transistors may be integrated and formed using the same process steps, thus increasing manufacturing efficiency.
Having thus described exemplary embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description as many apparent variations thereof are possible without departing from the spirit or scope thereof as hereinafter claimed.
Lee, Seung-Chul, Lee, Woon-Kyung, Oh, Dong-Yean
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
6980471, | Dec 23 2004 | SanDisk Technologies LLC | Substrate electron injection techniques for programming non-volatile charge storage memory cells |
6999347, | Sep 11 2003 | Renesas Electronics Corporation | Non-volatile semiconductor memory device with expected value comparison capability |
7177197, | Sep 17 2001 | SanDisk Technologies LLC | Latched programming of memory and method |
20060104120, | |||
20060120165, | |||
20060139998, | |||
20060146608, | |||
20070140013, | |||
20090027967, | |||
20090040833, | |||
CN101176162, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 18 2016 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Aug 04 2021 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Dec 18 2021 | 4 years fee payment window open |
Jun 18 2022 | 6 months grace period start (w surcharge) |
Dec 18 2022 | patent expiry (for year 4) |
Dec 18 2024 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 18 2025 | 8 years fee payment window open |
Jun 18 2026 | 6 months grace period start (w surcharge) |
Dec 18 2026 | patent expiry (for year 8) |
Dec 18 2028 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 18 2029 | 12 years fee payment window open |
Jun 18 2030 | 6 months grace period start (w surcharge) |
Dec 18 2030 | patent expiry (for year 12) |
Dec 18 2032 | 2 years to revive unintentionally abandoned end. (for year 12) |