A Vertical cavity surface emitting laser (VCSEL) capable of providing high output of fundamental transverse mode while preventing oscillation of high-order transverse mode is provided. The VCSEL includes a semiconductor layer including an active layer and a current confinement layer, and a transverse mode adjustment section formed on the semiconductor layer. The current confinement layer has a current injection region and a current confinement region. The transverse mode adjustment section has a high reflectance area and a low reflectance area. The high reflectance area is formed in a region including a first opposed region opposing to a center point of the current injection region. A center point of the high reflectance area is arranged in a region different from the first opposed region. The low reflectance area is formed in a region where the high reflectance area is not formed, in an opposed region opposing to the current injection region.
|
9. A semiconductor laser comprising:
a semiconductor layer including an active layer and a current confinement layer, the current confinement layer including a current injection region; and
a transverse mode adjustment section formed on the semiconductor layer, the transverse mode adjustment section including a high reflectance area and a low reflectance area,
wherein a center point of the high reflectance area is offset from a center point of the current injection region.
0. 19. A Vertical cavity surface emitting laser comprising:
a semiconductor layer including a first multilayer film reflector, an active layer, a current confinement layer and a second multilayer film reflector formed in this order, the current confinement layer including a current injection region; and
a transverse mode adjustment section formed on the semiconductor layer, the transverse mode adjustment section including a high reflectance area and a low reflectance area,
wherein, in a plan view, a center point of the high reflectance area is offset from a center point of the current injection region.
1. A Vertical cavity surface emitting laser comprising:
a semiconductor layer including an active layer and a current confinement layer; and
a transverse mode adjustment section formed on the semiconductor layer,
wherein the current confinement layer has a current injection region and a current confinement region,
the transverse mode adjustment section has a high reflectance area and a low reflectance area,
the high reflectance area is formed in a region including a first opposed region opposing to a center point of the current injection region,
a center point of the high reflectance area is arranged in a region different from the first opposed region, and
the low reflectance area is formed in a region where the high reflectance area is not formed, in an opposed region opposing to the current injection region.
2. The Vertical cavity surface emitting laser according to
wherein the high reflectance area is formed in a region other than a specific region in an opposed region opposing to a region generating a high order transverse mode including four peaks of double rotation symmetry or quad rotation symmetry, and
the specific region is a region corresponding to two peaks facing each other with a region other than the first opposed region in between.
3. The Vertical cavity surface emitting laser according to
4. The Vertical cavity surface emitting laser according to
5. The Vertical cavity surface emitting laser according to
6. The Vertical cavity surface emitting laser according to
wherein the semiconductor layer includes a first multilayer film reflector formed on an opposite side to the transverse mode adjustment layer in relation to the active layer, and a second multilayer film reflector formed on the transverse mode adjustment layer side in relation to the active layer,
the high reflectance area has a structure obtained by layering a first adjustment layer and a second adjustment layer in this order, the first adjustment layer having a film thickness of (2a−1)λ/4n1 (a is an integer number of 1 or more, λ is a light emitting wavelength, and n1 is a refractive index) and the refractive index n1 lower than that of a surface of the second multilayer film reflector, the second adjustment layer having a film thickness of (2b−1)λ/4n2 (b is an integer number of 1 or more, and n2 is a refractive index) and the refractive index n2 higher than that of the first adjustment layer, and
the low reflectance area is a third adjustment layer having a film thickness of (2c−1)λ/4n3 (c is an integer number of 1 or more, and n3 is a refractive index) and the refractive index n3 higher than that of the first adjustment layer.
7. The Vertical cavity surface emitting laser according to
8. The Vertical cavity surface emitting laser according to
wherein the first adjustment layer is composed of an oxide, and
the second adjustment layer and the third adjustment layer are composed of a nitride.
10. The semiconductor laser according to
wherein the low reflectance area is formed in a region where the high reflectance area is not formed.
11. The semiconductor laser according to
wherein the high reflectance area is formed in a region other than a specific region in an opposed region opposing to a region generating a high order transverse mode including four peaks of double rotation symmetry or quad rotation symmetry, the specific region being a region corresponding to two peaks facing each other with a region other than the first opposed region in between.
12. The semiconductor laser according to
wherein the center point of the high reflectance area is offset from the center point of the current injection region by a distance that is 10% or more of a diameter of the current injection region.
13. The semiconductor laser according to
wherein a diameter of the high reflectance area is 60% or more of a diameter of the current injection region.
14. The semiconductor laser according to
wherein the high reflectance area is in the shape of a convex protruding toward a region sandwiched between the specific regions.
15. The semiconductor laser according to
wherein the active layer is formed between a first multilayer film reflector and a second multilayer film reflector, the second multilayer film reflector being closer to the transverse mode adjustment layer than the first multilayer film reflector.
16. The semiconductor laser according to
wherein the high reflectance includes a first adjustment layer and a second adjustment layer, the first adjustment layer having a film thickness of (2a−1)λ/4n1 (where a is an integer number of 1 or more, λ is a light emitting wavelength, and n1 is a refractive index) and the refractive index n1 is lower than a refractive index of a surface of the second multilayer film reflector, the second adjustment layer having a film thickness of (2b−1)λ/4n2 (where b is an integer number of 1 or more, and n2 is a refractive index) and the refractive index n2 is higher than the refractive index of the first adjustment layer, and
the low reflectance area includes a third adjustment layer having a film thickness of (2c−1)λ/4n3 (where c is an integer number of 1 or more, and n3 is a refractive index) and the refractive index n3 is higher than the refractive index of the first adjustment layer.
17. The Vertical cavity surface emitting laser according to
18. The Vertical cavity surface emitting laser according to
wherein the first adjustment layer is composed of an oxide, and
the second adjustment layer and the third adjustment layer are composed of a nitride.
0. 20. The Vertical cavity surface emitting laser according to claim 19, further comprising a first dielectric layer made of a first dielectric material, the first dielectric layer being disposed within the high reflectance area.
0. 21. The Vertical cavity surface emitting laser according to claim 20, further comprising a second dielectric layer made of a second dielectric material different from the first dielectric material, the second dielectric layer being disposed in an area outside of the high reflectance area.
0. 22. The Vertical cavity surface emitting laser according to claim 21, wherein the low reflectance area is located in the area outside of the high reflectance area.
0. 23. The Vertical cavity surface emitting laser according to claim 21, wherein the first dielectric material includes silicon dioxide, and the second dielectric material includes silicon nitride.
0. 24. The Vertical cavity surface emitting laser according to claim 21, further comprising a protective film,
wherein a portion of the semiconductor layer has a mesa structure, and the protective film is disposed on a side wall of the mesa structure.
0. 25. The Vertical cavity surface emitting laser according to claim 24, wherein the protective film is made of the second dielectric material.
0. 26. The Vertical cavity surface emitting laser according to claim 20, wherein the first dielectric layer has a circular shape.
0. 27. The Vertical cavity surface emitting laser according to claim 26, wherein, in the plan view, a center point of the circular shape is offset from the center point of the current injection region.
0. 28. The Vertical cavity surface emitting laser according to claim 26, wherein, in the plan view, the current confinement layer further includes a current confinement region that overlaps with the first dielectric layer.
|
S≥0.1×W2 Formula 2
Further, where the reflectance in the case where the foregoing adjustment layers are not provided in the aperture of the upper electrode 19 is R3, each refractive index is preferably adjusted to satisfy the following Formula 3. Thereby, high-order transverse mode oscillation is able to be selectively prevented without decreasing the light output of the fundamental transverse mode.
R1≥R3≥R2 Formula 3
The laser diode 1 according to this embodiment may be manufactured, for example, as follows.
Here, compound semiconductor layers made of GaAs over the substrate 10 are formed by MOCVD (Metal Organic Chemical Vapor Deposition) method, for example. As a raw material of Group III-V compound semiconductor, for example, trimethyl aluminum (TMA), trimethyl gallium (TMG), trimethyl indium (TMIn), and arsine (AsH3) are used. As a raw material of a donor impurity, for example, H2Se is used. As a raw material of an acceptor impurity, for example, dimethyl zinc (DMZ) is used.
First, the lower DBR layer 11, the lower spacer layer 12, the active layer 13, the upper spacer layer 14, the oxidized layer 15D, the upper DBR layer 16, and the contact layer 17 are layered over the substrate 10 in this order. After that, a resist layer R1 is formed on the contact layer 17 (
Next, the contact layer 17, the upper DBR layer 16, the oxidized layer 15D, the upper spacer layer 14, the active layer 13, the lower spacer layer 12, and the upper part of the lower DBR layer 11 are selectively etched by, for example, RIE (Reactive Ion Etching) method to form the mesa 18 (
Next, oxidation treatment is performed at high temperature in the water vapor atmosphere to selectively oxidize Al of the oxidized layer 15D from the side face of the mesa 18. Thereby, the peripheral region of the oxidized layer 15D becomes an insulating layer (aluminum oxide). That is, the peripheral region becomes the current confinement region 15A, and only the central region becomes the current injection region 15B. Accordingly, the current confinement layer 15 is formed (
Next, a resist layer R2 is formed on the top of the mesa 18. After that, the central part of the contact layer 17 is selectively removed by, for example, wet etching to form an aperture (
Next, the foregoing dielectric material is deposited on the entire surface including the surface of the mesa 18 by, for example, CVD (Chemical Vapor Deposition) method. After that, the deposited dielectric material is selectively removed by etching so that the portion corresponding to the region other than the specific region 23E is left in the top face of the mesa 18. Thereby, the first adjustment layer 23A is formed (
Next, by using the method similar to the foregoing method, the second adjustment layer 23B is formed on the first adjustment layer 23A. After that, the third adjustment layer 23C is formed in the specific region 23E of the top face of the mesa 18. Further, the protective film 20 is formed on the side face of the mesa 18 and the surface on the periphery of the mesa 18 (
In the case where the second adjustment layer 23B, the third adjustment layer 23C, and the protective film 20 have the same film thickness and are made of the same material, these layers are preferably formed collectively in order to simplify the manufacturing process.
Next, the foregoing metal material is layered on the entire surface by, for example, vacuum evaporation method. After that, for example, by selective etching of the metal layer, the upper electrode 19 having an aperture in the central region of the top face of the mesa 18 is formed, and the electrode pad 21 is formed on the surface on the periphery of the mesa 18.
Next, the rear face of the substrate 10 is polished as appropriate and the thickness thereof is adjusted. After that, the lower electrode 22 is formed on the rear face of the substrate 10. Consequently, the laser diode 1 of this embodiment is manufactured.
Next, a description will be given of operation and effect of the laser diode 1.
In the laser diode 1, when a given voltage is applied between the upper electrode 19 and the lower electrode 22, a current is injected into the active layer 13 through the current injection region 15B of the current confinement layer 15. Thereby, light is emitted due to electron-hole recombination. Such light is reflected by the pair of the lower DBR layer 11 and the upper DBR layer 16. Laser oscillation is generated at a given wavelength λ. Then, the light is emitted as a laser beam outside.
In general, in the VCSEL, there is a tendency that light output of the fundamental transverse mode is largest in the central part of the light emitting aperture, and is decreased with distance from the opposed region opposing to the center point of the current injection region. Therefore, in the case where the VCSEL is used for high output purposes, it is preferable that the aperture (light emitting window) of the upper electrode is large enough to extract laser light of the fundamental transverse mode as much as possible. However, in general, there is a tendency that light output of the high-order transverse mode is largest in a region away from the center point of the current injection region at a certain distance, and is decreased with distance from such a region toward the center point of the current injection region Thus, in the case where the light emitting window is excessively large, the laser light of the high-order transverse mode may be also outputted on high output.
Therefore, in the VCSEL of related art, the laser light of the high-order transverse mode is prevented from being emitted by the following measures. That is, the size of the current injection region is decreased. Otherwise, a reflectance adjustment layer is provided in the central part of the light emitting window, and thereby a region where the fundamental transverse mode is mainly shown is set to a region with high reflectance, and a region where high-order transverse mode is mainly shown is set to a region with low reflectance.
For example, as illustrated in
Meanwhile, in this embodiment, the laminated structure 23D is provided in the region other than the specific region 23E in the top face of the mesa 18, and the third adjustment layer 23C is provided in the region including the specific region 23E. Thereby, as illustrated in
For example, in the case where the laminated structure 23D is arranged in the region other than the specific region 23E, and the center point C2 of the laminated structure 23D is deviated from the opposed region C1 by about 1 μm, as shown in α2 and β2 of
The foregoing mirror loss is defined individually and respectively for the fundamental transverse mode and the primary transverse mode. Specifically, where a volume in a portion where a high reflectance area of the transverse mode adjustment section 23 (laminated structure 23D) and the fundamental transverse mode are overlapped is Vo (high), a volume in a portion where the high reflectance area of the transverse mode adjustment section 23 (laminated structure 23D) and the primary mode are overlapped is V1 (high), a volume in a portion a high reflectance area of the transverse mode adjustment section 23 (laminated structure 23D) and the fundamental transverse mode are not overlapped is Vo (low), and a volume in a portion where the high reflectance area of the transverse mode adjustment section 23 (laminated structure 23D) and the primary mode are not overlapped is V1 (low), mirror loss αM (high) of the high reflectance area (laminated structure 23D) and mirror loss αM (low) of a low reflectance area (portion other than the laminated structure 23D of the transverse mode adjustment section 23) are derived from Febry-Perot model as shown in the following Mathematical formulas 1 and 2. Vo (high) and V1 (low) are normalized for every mode as shown in the following Formulas 4 and 5.
Rb in Mathematical formulas 1 and 2 represents reflectance of the lower DBR layer 11. Rt (high) represents reflectance of a high reflectance area of the upper DBR layer 16. Rt (low) represents reflectance of a low reflectance area of the upper DBR layer 16. It is needless to say that, due to reflectance relation, αM (high) is smaller than αM (low).
Accordingly, mirror loss α0M of the fundamental transverse mode and mirror loss α1M of the primary transverse mode are as shown in the following Mathematical formula 3. As understood from Mathematical formula 3, in the case where the high reflectance area becomes larger, Vo (high) and V1 (high) become larger and V0 (low) and V1 (low) become smaller. Therefore, α0M and α1M become smaller, and finally become equal to αM (high).
Further, in this embodiment, even in the case where the center point C2 of the laminated structure 23D is deviated from the opposed region C1, or in the case where the shape of the laminated structure 23D is a shape other than a circle (for example, in the shape of a convex or a cross), the center position of NFP corresponds with the center point C1 of the current injection region 15B, and NFP becomes circular irrespective of the shape of the laminated structure 23D. Therefore, there is no possibility that the general versatility of the laser diode 1 is lowered.
Further, in this embodiment, as described above, it is extremely easy to selectively etch the first adjustment layer 23A, and it is not necessary to form the first adjustment layer 23A, the second adjustment layer 23B, and the third adjustment layer 23C in a complicated shape. Therefore, the laser diode 1 is easily manufactured.
Further, in this embodiment, it is not necessary to use a special substrate, and it is not necessary to provide a component with a complicated shape and a complicated structure in the aperture of the upper electrode 19. Thus, the laser diode 1 is able to be easily and inexpensively manufactured. Further, it is not necessary to decrease the size of the mesa 18. Thus, it is possible to secure a large area of the current injection region 15B and the aperture of the upper electrode 19, and it is possible to obtain low resistance of the semiconductor layer 30 (resonator) and high output of the laser light. Therefore, a practical VCSEL is obtainable.
In the foregoing embodiment, the laminated structure 23D is circular. However, for example, as illustrated in
For example, if the laminated structure 23D is circular, and the laminated structure 23D is arranged so that the center point C2 of the laminated structure 23D corresponds to the opposed region C1, as illustrated in
Meanwhile, for example, as illustrated in
Further, for example, as illustrated in
As described above, in the foregoing each modified example, the output of the fundamental transverse mode is able to be further increased, while oscillation of the high-order transverse mode is prevented.
In
Descriptions have been hereinbefore given of the invention with reference to the embodiment and the modified examples. However, the invention is not limited to the foregoing embodiment and the like, and various modifications may be made.
For example, in the foregoing embodiment, the transverse mode adjustment section is composed of the first adjustment layer 23A, the second adjustment layer 23B, and the third adjustment layer 23C. However, the transverse mode adjustment section may have other structure. In short, any structure may be adopted as long as in the foregoing primary mode including the four peaks P of double rotation symmetry or quad rotation symmetry, at least one gain of a pair of peaks opposing with the opposed region C1 in between is prevented.
Further, in the foregoing embodiment and the like, the invention has been described with reference to the AlGaAs-based compound laser diode as an example. However, the invention is also applicable to other compound laser diodes such as a GaInP-based laser diode, an AlGaInP-based laser diode, an InGaAs-based laser diode, a GaInP-based laser diode, an InP-based laser diode, a GaN-based laser diode, a GaInN-based laser diode, and a GaInNAs-based laser diode.
It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and alternations may occur depending on design requirements and other factors insofar as they are within the scope of the appended claims or the equivalents thereof.
Maeda, Osamu, Arakida, Takahiro, Shiozaki, Masaki
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5594751, | Jun 26 1995 | W L GORE & ASSOCIATES, INC | Current-apertured vertical cavity laser |
6727520, | Dec 29 2000 | II-VI DELAWARE, INC | Spatially modulated reflector for an optoelectronic device |
6865203, | Mar 24 2000 | Sony Corporation | Semiconductor laser light emitting device |
6959025, | Feb 22 2002 | Ricoh Company, LTD | Surface-emitting laser diode having reduced device resistance and capable of performing high output operation, surface-emitting laser diode array, electrophotographic system, surface-emitting laser diode module, optical telecommunication system, optical interconnection system using the surface-emitting laser diode, and method of fabricating the surface-emitting laser diode |
6999650, | May 10 2002 | Japan Aviation Electronics Industry Limited | Optical switch |
7499481, | Nov 14 2006 | Canon Kabushiki Kaisha | Surface-emitting laser and method for producing the same |
7920615, | Jun 08 2006 | Sony Corporation | Surface-emitting laser diode and method of manufacturing the same |
8290009, | Aug 25 2008 | Sony Corporation | Vertical cavity surface emitting laser |
20020141472, | |||
20020181536, | |||
20030210853, | |||
20050013334, | |||
20060227836, | |||
20070014324, | |||
20070153865, | |||
20080232414, | |||
20080240194, | |||
20090129417, | |||
20090180506, | |||
20100040104, | |||
20100046565, | |||
20100226402, | |||
20110007769, | |||
JP2001156395, | |||
JP2001210908, | |||
JP2002359432, | |||
JP2004119582, | |||
JP2004241422, | |||
JP2004356271, | |||
JP2005086170, | |||
JP2005150442, | |||
JP2005159272, | |||
JP2005347715, | |||
JP2006210429, | |||
JP2007201398, | |||
JP2008016824, | |||
JP2008085301, | |||
JP2008108827, | |||
JP2010135854, | |||
JP6283818, | |||
WO2007142184, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 13 2018 | Sony Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Feb 13 2018 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
May 24 2023 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 01 2024 | 4 years fee payment window open |
Dec 01 2024 | 6 months grace period start (w surcharge) |
Jun 01 2025 | patent expiry (for year 4) |
Jun 01 2027 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 01 2028 | 8 years fee payment window open |
Dec 01 2028 | 6 months grace period start (w surcharge) |
Jun 01 2029 | patent expiry (for year 8) |
Jun 01 2031 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 01 2032 | 12 years fee payment window open |
Dec 01 2032 | 6 months grace period start (w surcharge) |
Jun 01 2033 | patent expiry (for year 12) |
Jun 01 2035 | 2 years to revive unintentionally abandoned end. (for year 12) |