A silicon carbide semiconductor device includes a transistor region, a diode region, a gate line region, and a gate pad region. The gate pad region and the gate line region are each disposed to be sandwiched between the diode region and the diode region, and a gate electrode on the gate pad region and the gate line region is formed on an insulating film formed on an epitaxial layer. Thus, breakdown of the insulating film in the gate region can be prevented without causing deterioration in quality of the gate insulating film, upon switching and avalanche breakdown.
|
1. A silicon carbide semiconductor device comprising, a laminated structure that includes a first conductive type:
a semiconductor substrate, of first conductive type;
a first conductive type first silicon carbide semiconductor layer of the first conductive type located on a main surface of the semiconductor substrate,; and
a first ohmic electrode located on a back surface of the semiconductor substrate, wherein:
the laminated structure including silicon carbide semiconductor device includes a transistor region, a termination region, and a diode region, each region including a part of the semiconductor substrate, a part of the first silicon carbide semiconductor layer, and a part of the first ohmic electrode, wherein
the termination region surrounds the transistor region, and the diode region is located between the transistor region and the termination region when viewed in a direction perpendicular to the main surface of the semiconductor substrate,
wherein the silicon carbide semiconductor device comprises, in the transistor region includes, a plurality of unit cell regions,
the silicon carbide semiconductor device comprises:
in each of the plurality of unit cell regions, includes:
a second conductive type first well region located in a part of the first silicon carbide semiconductor layer of second conductive type;
a first conductive type source region located in the first well region of the first conductive type;
a second silicon carbide semiconductor layer formed on a part of the first silicon carbide semiconductor layer so as to be in contact with at least a part of the first well region and a part of the source region, the second silicon carbide semiconductor layer including a first conductive type layer having a lower higher impurity concentration than an impurity concentration of at least the first silicon carbide semiconductor layer;
a gate insulating film on the second silicon carbide semiconductor layer; and
a gate electrode located on the gate insulating film;
a second ohmic electrode electrically connected to the source region; and,
an upper electrode electrically connected to the second ohmic electrode,
the silicon carbide semiconductor device comprises, in the diode region:
a second conductive type second well region located in a part of the first silicon carbide semiconductor layer of the second conductive type;
a contact region located in the second well region and having a higher impurity concentration than an impurity concentration of the second well region;
a the second silicon carbide semiconductor layer formed on a part of the first silicon carbide semiconductor layer so as to be in contact with at least a part of the contact region;
an insulating film formed on the second silicon carbide semiconductor layer and having a thickness substantially same as a thickness of the gate insulating film;
a gate electrode formed on at least a part of the insulating film;
a gate line located on the contact region and electrically connected to the gate electrode;
a gate pad located on the contact region and electrically connected to the gate line for establishing external connection; and
an inner third ohmic electrode at least two third ohmic electrodes, one of the at least two third ohmic electrodes being electrically connected to at least a region located between the gate line and the transistor region in the contact region, and an outer third ohmic electrode, and another one of the at least two third ohmic electrodes being electrically connected to at least a region located between the gate line and the termination region in the contact region; and,
a source line electrically connected to the inner third ohmic electrode and the upper electrode on each of the unit cell regions, and
the silicon carbide semiconductor device comprises, in the termination region,
a second conductive type an impurity region located in a part of the first silicon carbide semiconductor layer of the second conductive type,
wherein the gate electrode is located between the inner third ohmic electrode and the outer third ohmic electrode when viewed in a direction perpendicular to the main surface of the semiconductor substrate at least two third ohmic electrodes,
the silicon carbide semiconductor device comprises a plurality of third ohmic electrodes between the gate line in the diode region and the transistor region, the at least two third ohmic electrodes being included in the plurality of third ohmic electrodes,
each of the plurality of third ohmic electrodes has a rectangular or a circular shape as viewed in a direction perpendicular to the main surface of the semiconductor substrate, and
a third ohmic electrode closest to a corner of the second well region, out of the plurality of third ohmic electrodes, has an area larger than an area of a third ohmic electrode, out of the plurality of third ohmic electrodes, adjacent to the third ohmic electrode closest to the corner of the second well region.
2. The silicon carbide semiconductor device according to
3. The silicon carbide semiconductor device according to
a semiconductor substrate of first conductive type,
a first silicon carbide semiconductor layer of first conductive type located on a main surface of the semiconductor substrate, and
a first ohmic electrode located on a back surface of the semiconductor substrate, wherein
the silicon carbide semiconductor device includes a transistor region, a termination region, and a diode region,
the termination region surrounds the transistor region, and the diode region is located between the transistor region and the termination region,
the silicon carbide semiconductor device comprises, in the transistor region, a plurality of unit cell regions, each of the plurality of unit cell regions includes:
a first well region of second conductive type;
a source region of first conductive type;
a second silicon carbide semiconductor layer including a first conductive type layer having a higher impurity concentration than an impurity concentration of the first silicon carbide semiconductor layer;
a gate insulating film; and
a second ohmic electrode electrically connected to the source region,
the silicon carbide semiconductor device comprises, in the diode region:
a second well region of second conductive type;
a contact region having a higher impurity concentration than an impurity concentration of the second well region;
the second silicon carbide semiconductor layer;
an insulating film;
a gate electrode;
a gate line electrically connected to the gate electrode;
a gate pad electrically connected to the gate line; and
at least two third ohmic electrodes, one of the at least two third ohmic electrodes being electrically connected to a region located between the gate line and the transistor region, another one of the at least two third ohmic electrodes being electrically connected to a region located between the gate line and the termination region,
the silicon carbide semiconductor device comprises, in the termination region, an impurity region of second conductive type,
the gate electrode is located between the at least two third ohmic electrodes, wherein
the silicon carbide semiconductor device includes a laminated structure has having a shape of a substantially rectangle as viewed in the a direction perpendicular to the main surface of the semiconductor substrate, and
a breakdown voltage of the termination region on two corners closer to the gate pad out of four corners of the rectangle is higher than a breakdown voltage of the termination region on at least one of the other two corners.
4. The silicon carbide semiconductor device according to
the impurity region constitutes a field limiting ring (FLR) structure in the termination region, and
a radius of the impurity region on the two corners closer to the gate pad is larger than a radius of the impurity region on at least one of the other two corners.
5. The silicon carbide semiconductor device according to
the impurity region constitutes a field limiting ring (FLR) structure in the termination region, and
a width of the impurity region on the two corners closer to the gate pad is larger than a width of the impurity region on at least one of the other two corners.
0. 6. The silicon carbide semiconductor device according to
wherein the plurality of the third ohmic electrodes has a rectangular or a circular shape as viewed in the direction, and
a third ohmic electrode closest to a corner of the second well region, out of the plurality of the third ohmic electrodes, has an area larger than an area of a third ohmic electrode adjacent to the third ohmic electrode closest to the corner of the second well region.
7. The A silicon carbide semiconductor device comprising:
a semiconductor substrate of first conductive type,
a first silicon carbide semiconductor layer of first conductive type located on a main surface of the semiconductor substrate, and
a first ohmic electrode located on a back surface of the semiconductor substrate, wherein
the silicon carbide semiconductor device includes a transistor region, a termination region, and a diode region,
the termination region surrounds the transistor region, and the diode region is located between the transistor region and the termination region,
the silicon carbide semiconductor device comprises, in the transistor region, a plurality of unit cell regions, each of the plurality of unit cell regions includes:
a first well region of second conductive type;
a source region of first conductive type;
a second silicon carbide semiconductor layer including a first conductive type layer having a higher impurity concentration than an impurity concentration of the first silicon carbide semiconductor layer;
a gate insulating film; and
a second ohmic electrode electrically connected to the source region,
the silicon carbide semiconductor device comprises, in the diode region:
a second well region of second conductive type;
a contact region having a higher impurity concentration than an impurity concentration of the second well region;
the second silicon carbide semiconductor layer;
an insulating film;
a gate electrode;
a gate line electrically connected to the gate electrode;
a gate pad electrically connected to the gate line; and
at least two third ohmic electrodes, one of the at least two third ohmic electrodes being electrically connected to a region located between the gate line and the transistor region, another one of the at least two third ohmic electrodes being electrically connected to a region located between the gate line and the termination region,
the silicon carbide semiconductor device comprises, in the termination region, an impurity region of second conductive type,
the gate electrode is located between the at least two third ohmic electrodes,
the silicon carbide semiconductor device according to
wherein each of the plurality of the third ohmic electrodes has a stripe shape as viewed in the a direction perpendicular to the main surface of the semiconductor substrate, and
a width of the stripe is maximized at a corner of the second well region.
8. The silicon carbide semiconductor device according to
the second well region is constituted by a plurality of second well regions divided into multiple regions in the diode region, and
a space between the divided multiple plurality of second well regions is equal to or less than a space between the divided multiple the first well region and the plurality of second well regions and the first well region.
0. 9. The silicon carbide semiconductor device according to claim 1, wherein the insulating film has a thickness substantially same as a thickness of the gate insulating film.
|
Then, after dry etching of a predetermined portion of silicon carbide semiconductor layer 106A, gate insulating film 107 and insulating film 117 are simultaneously formed on the surface of silicon carbide semiconductor layer 106A, which is left after the etching, by thermal oxidization as illustrated in
Thereafter, a polycrystalline silicon film to which phosphor is doped in an amount of about 7×1020 cm−3 is deposited on the surface of gate insulating film 107. The thickness of the polycrystalline silicon film is about 500 nm, for example.
Next, as illustrated in
Next, as illustrated in
Thereafter, an Ni film with a thickness of about 100 nm is formed on interlayer insulating film 111 having contact holes 111c and 111d. With a heat treatment at a temperature of 950° C. for 1 minute under an inert atmosphere, the Ni film is reacted with drift layer 102 to form an ohmic electrode contained of Ni silicide. Then, the Ni film on interlayer insulating film 111 is removed by etching, whereby source electrode 109 and base electrode 119 illustrated in
Next, Ni is also deposited on the entire back surface of SiC semiconductor substrate 101, and the Ni is similarly reacted with the back surface of SiC semiconductor substrate 101 with the heat treatment to form drain electrode 110 contained of Ni silicide as illustrated in
Then, after the formation of a photoresist mask (not illustrated), a part of interlayer insulating film 111 is etched to expose a part of gate electrode 108 on gate line region 100GL, whereby gate contact hole 111g is formed as illustrated in
Next, an aluminum film with a thickness of about 4 μm is deposited on the surface, and the resultant is etched into a desired pattern. With this, as illustrated in
Although not particularly illustrated in the present exemplary embodiment, it is to be noted that a passivation film having an opening on a part of upper electrode 112 or a part of gate pad 114 may further be deposited on interlayer insulating film 111, gate line 114L, or upper electrode 112.
First Modification
A first modification of the semiconductor device according to the present exemplary embodiment will be described with reference to
Since a high current such as a displacement current or avalanche current flows through the source line in diode region 100Db as described in the above exemplary embodiment, the width of the source line is preferably set as wide as possible. However, when only diode region 100Db is formed below an upper source line, the region other than the transistor is increased in the entire chip, so that an amount of current per chip area is decreased and on resistance is increased. Specifically, area efficiency is deteriorated. The first modification is characterized in that a transistor cell is also disposed below the source line. With this configuration, the reduction in an amount of current per chip area when the width of the source line is increased can be reduced.
This configuration can implement an increase in the width of upper source line 112L without reducing a current through the transistor. Particularly upon avalanche breakdown, a high current is likely to flow through the source line due to the reason described below, and therefore, the upper source line has to be configured to be sufficiently wide.
The breakdown voltage of the transistor cell formed in transistor region 100T is determined by the breakdown voltage of the PN junction formed by first well region 103 and drift layer 102. The breakdown voltage of the termination structure of FLR on termination region 100E is determined by the width of the ring, the number of rings, and a curvature of the ring at the corner of the chip. In the case where the breakdown voltage of the transistor cell is designed to be lower than the breakdown voltage of the termination structure, an avalanche current dispersively flows into all unit cells in the chip, and flows out to the outside through upper electrode 112 serving as a source pad for applying a source voltage from the outside and through an unillustrated wire bonded to the source pad. Upper electrode 112 serving as the source pad is wider than source line 112L.
However, in the case where the breakdown voltage of the transistor cell is designed to be higher than the breakdown voltage of the termination structure, avalanche breakdown occurs first at the termination structure, and an avalanche current flows only through the termination structure. Further, electric field concentration is likely to occur on the portion of the termination structure located at the corners of the chip, and the avalanche current may locally flow through this portion. In
For example, when upper source line 112L is formed from aluminum having a thickness of 3 μm, allowable instantaneous current is about 5×106 A/cm2. If the avalanche current is 30 A, a width of 200 μm is required for upper source line 112L. If the chip size is 1 mm×1 mm, the area of the upper source line occupies about 40% of the entire chip. If the diode region is present entirely below the source line, on current does not flow through this region. Thus, the region where the on current flows is only about 60% of the entire chip, so that the current per area is extremely low. In view of this, if transistor region 100TA is also formed below upper source line 112L as in the first modification, the reduction in an amount of current per chip area can be prevented while the source line is ensured to be wide.
SiC-MOSFET 800 according to the first modification can be manufactured by the similar manufacturing method only by changing a mask layout of SiC-MOSFET 100 according to the exemplary embodiment described above.
Second Modification
A second modification of the semiconductor device according to the present exemplary embodiment will be described with reference to
With this structure, an avalanche current can be flown out to the outside through a wire bonded to gate pad 114 without passing through thin source line 112L.
As described above, the breakdown voltage of the transistor cell is determined by the breakdown voltage of the PN junction formed by first well region 103 and drift layer 102. The breakdown voltage of the termination structure of FLR is determined by the width of the ring, the number of rings, and a curvature of the ring at the corner of the chip. In the case where the breakdown voltage of the transistor cell is designed to be lower than the breakdown voltage of the termination structure, an avalanche current dispersively flows into all unit cells in the chip, and flows out to the outside through wide upper electrode 112 and through an unillustrated wire bonded to upper electrode 112.
However, in the case where the breakdown voltage of the transistor cell is designed to be higher than the breakdown voltage of the termination structure, avalanche breakdown occurs first at the termination structure, and an avalanche current flows only through the termination structure. Further, electric field concentration is likely to occur on the portion of the termination structure located at the corners of the chip, and the avalanche current may locally flow through this portion. In
For example, when termination region 100E has the FLR structure, the radius of the ring in the FLR at corners 200a, 200b may be set larger than the radius of the ring in the FLR at corners 200c, 200d as viewed in the direction perpendicular to the main surface of SiC semiconductor substrate 101. More specifically, the radius of ring region 120 which is the innermost ring of the FLR at corners 200a, 200b is set to be 100 μm, and the radius of ring region 120 which is the innermost ring of the FLR at corners 200c, 200d is set to be 16 μm.
Further, the width of ring region 120 that is the ring in the FLR at corners 200a, 200b may be set larger than the width of ring region 120 that is the ring in the FLR at corners 200c, 200d as viewed in the direction perpendicular to the main surface of SiC semiconductor substrate 101. For example, the width of ring region 120 in the FLR at corners 200a, 200b may be 1.0 μm, and the width of ring region 120 in the FLR at corners 200c, 200d may be 0.9 μm.
SiC-MOSFET 900 according to the second modification can be manufactured by the similar manufacturing method only by changing a mask layout of SiC-MOSFET 100 according to the exemplary embodiment described above.
Third Modification
A third modification of the semiconductor device according to the present exemplary embodiment will be described with reference to
In gate pad region 1100GP for external connection, the second well region is wide in comparison with gate line region 100GL. Therefore, a high displacement current flows through gate pad region 1100GP, and thus, the gate pad region does not preferably have a region where a thin insulating film is present alone. SiC-MOSFET 1100 according to the third modification does not have gate electrode 108 in gate pad region 1100GP. With this, an interlayer insulating film is present directly on a thin insulating film with a gate electrode being not formed in the gate pad region. According to this structure, an electric field applied to the insulating film is relaxed when a high displacement current flows, and this can prevent insulating film 117 in gate pad region 1100GP from being broken down.
SiC-MOSFET 1100 according to the third modification can be manufactured by the similar manufacturing method only by changing a mask layout of SiC-MOSFET 100 according to the exemplary embodiment described above.
Fourth Modification
A fourth modification of the semiconductor device according to the present exemplary embodiment will be described with reference to
In SiC-MOSFET 1200 according to the fourth modification, the structure of gate line region 100GL (cross-section along line I-I in
Gate pad region 1200GP includes drift layer 102 formed on the main surface of SiC semiconductor substrate 101, epitaxial layer 118 formed on drift layer 102, and insulating film 117, interlayer insulating film 111, and gate pad 114 which are formed on epitaxial layer 118.
Drift layer 102 in gate pad region 1200GP has second well regions 1215a and 1215b having a conductive type different from the conductive type of SiC semiconductor substrate 101 (here, second well regions 1215a and 1215b are of p type). p+ type second contact regions 1216a and 1216b containing p type impurities at a higher concentration than that in second well regions 1215a and 1215b are formed in second well region 115.
Further, the impurity concentration profile in the vertical direction is substantially the same between second well regions 1215a and 1215b and first well region 103 and between second contact regions 1216a and 1216b and first contact region 105. In addition, insulating film 117 is a thermally oxidized (SiO2) film formed by thermally oxidizing the surface of epitaxial layer 118, and is formed simultaneously with gate insulating film 107.
In this case, space L1 between second well region 1215a and second well region 1215b is equal to or less than space L2 (illustrated in
Considering that the MOSFET is switched to the off state from the on state, a displacement current flows into the well through the drain-source capacitance generated between the drift layer and the well region due to the rapid change in the drain-source voltage. Particularly, gate pad region 1200GP needs to be relatively wide for connection to the outside. Therefore, second well regions 1215a and 1215b are much larger in comparison with the gate line portion, and extremely large displacement current flows therein through drain-source capacitance generated in this region. In the fourth modification, base electrodes are present at both sides of second well regions 1215a and 1215b, and each of second well regions 1215a and 1215b is electrically connected to corresponding one of the base electrodes. A displacement current can be suppressed with the configuration as in the present fourth modification in which the second well region is divided in the gate pad, and the distance to the base electrode from the end of second well region 1215a on which the gate electrode is present is decreased. Further, a potential rise can be suppressed by decreasing the distance of a path through which the displacement current flows. Consequently, breakdown of insulating film 117 below the gate pad can be prevented.
SiC-MOSFET 1200 according to the fourth modification can be manufactured by the similar manufacturing method only by changing a mask layout of SiC-MOSFET 100 according to the exemplary embodiment described above.
Fifth Modification
A fifth modification of the semiconductor device according to the present exemplary embodiment will be described with reference to
A displacement current or an avalanche current always flows out to upper source line 112L and upper electrode 112 through base electrode 119. Therefore, it is desirable to reduce a potential rise on base electrode 119 due to contact resistance simultaneously with the reduction in a potential rise in the second well region. SiC-MOSFETs 1300 and 1400 according to the fifth modification are characterized in that the contact area of base electrode 119 located near the corner of second well region 115, in particular, out of base electrodes 119 on the diode region formed between gate line 112 and transistor region 100T is large. With this structure, the potential rise due to contact resistance on the base region where current is particularly concentrated can be reduced. Consequently, breakdown of the insulating film on the second well can be prevented.
For example, in the case where base electrode 119 has a rectangular shape as viewed in the direction perpendicular to the main surface of SiC-MOSFET semiconductor substrate 101 as illustrated in
Further, arrows in
Further, as illustrated in
Although the modifications describe the base electrode sandwiched between the gate line and the transistor cell, it is obvious that the similar effect can be obtained with the base electrode formed between the gate line and the termination portion, between the gate pad and the transistor cell, and between the gate pad and the transistor cell.
The SiC-MOSFET according to the present disclosure is widely applicable to semiconductor devices for various uses, and various control devices or drive devices provided with the semiconductor devices, such as inverter circuits.
Uchida, Masao, Hayashi, Masashi, Horikawa, Nobuyuki, Kusumoto, Osamu
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
8563988, | Oct 29 2010 | Panasonic Corporation | Semiconductor element and manufacturing method therefor |
20020093033, | |||
20060131645, | |||
20110210392, | |||
20130020587, | |||
JP2006140372, | |||
JP2014082521, | |||
WO2010073759, | |||
WO2012056705, | |||
WO2012056705, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 06 2019 | PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Mar 06 2019 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Aug 30 2025 | 4 years fee payment window open |
Mar 02 2026 | 6 months grace period start (w surcharge) |
Aug 30 2026 | patent expiry (for year 4) |
Aug 30 2028 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 30 2029 | 8 years fee payment window open |
Mar 02 2030 | 6 months grace period start (w surcharge) |
Aug 30 2030 | patent expiry (for year 8) |
Aug 30 2032 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 30 2033 | 12 years fee payment window open |
Mar 02 2034 | 6 months grace period start (w surcharge) |
Aug 30 2034 | patent expiry (for year 12) |
Aug 30 2036 | 2 years to revive unintentionally abandoned end. (for year 12) |