A design for an organic light-emitting display device that increases capacitor capacity and increases aperture ratio by forming an initializing voltage electrode on a different layer than an electrode of the capacitor and forming only one via hole for an entire set of three sub-pixels. One of the source electrodes and the drain electrodes of switching transistors for the three sub-pixels are formed in common, along with the gate electrodes of the switching transistors.

PTO Wrapper PDF
Dossier Espace Google
Patent
   RE49891
Priority
Jan 10 2011
Filed
Aug 23 2021
Issued
Mar 26 2024
Expiry
Sep 23 2031
Inventors
Shin, Hye-…
Assg.orig
Samsung Di…
Assg.curr
Samsung Di…
Entity
Large
Referenced by
0
References
31
Maint.:
currently ok
0. 21. An organic light-emitting display device, comprising:
first through third sub-pixels each comprising at least one capacitor, at least one thin-film transistor (TFT), and an organic light-emitting device (OLED) including a pixel electrode;
first, second and third switching devices including a common active layer and one of a common source electrode and a common drain electrode, the first, second and third switching devices being electrically connected to the first through third sub-pixels, respectively to apply an initializing voltage to the first, second and third sub-pixels when the first, second and third switching devices are turned on;
a planarization layer;
a via hole in the planarization layer; and
an initializing electrode disposed on a same layer as one of the pixel electrodes and electrically connected to the one of a common source electrode and a common drain electrode through the via hole to transmit the initializing voltage to the one of a common source electrode and a common drain electrode.
0. 30. A method of manufacturing an organic light-emitting display device, the method comprising:
defining first through third sub-pixels each comprising at least one capacitor, at least one thin-film transistor (TFT), and an organic light-emitting device (OLED) including a pixel electrode;
forming first through third switching devices electrically connected to first through third sub-pixels, respectively, the first through third switching devices including a common active layer and one of a commonly formed drain electrode or a commonly formed source electrode, the first through third switching devices applying an initializing voltage to the first through third sub-pixels when the first through third switching devices are turned on;
forming a planarization layer;
forming a via hole through the planarization layer; and
forming an initializing electrode on a same layer as one of the pixel electrodes, the initializing electrode being electrically connected to the one of a commonly formed drain electrode or a commonly formed source electrode through the via hole to transmit the initializing voltage to the one of a commonly formed drain electrode or a commonly formed source electrode.
0. 1. An organic light-emitting display device, comprising:
first through third sub-pixels each comprising at least one capacitor, at least one thin-film transistor (TFT), and an organic light-emitting device (OLED);
first, second and third switching devices including one of a common source electrode and a common drain electrode, the first, second and third switching devices being electrically connected to the first through third sub-pixels, respectively to apply an initializing voltage to the first, second and third sub-pixels when the first, second and third switching devices are turned on;
a planarization layer arranged on the first, second and third switching devices;
a via-hole arranged through the planarization layer to expose the one of a common source electrode and a common drain electrode; and
an initializing electrode electrically connected to the one of a common source electrode and a common drain electrode through the via-hole, the initializing electrode to transmit the initializing voltage to the one of a common source electrode and a common drain electrode.
0. 2. The organic light-emitting display device of claim 1, the organic light-emitting display device is composed of just one via hole to serve first, second and third sub-pixels.
0. 3. The organic light-emitting display device of claim 1, wherein each organic light-emitting device comprises:
a pixel electrode;
a counter electrode; and
an organic layer arranged between the pixel electrode and the counter electrode.
0. 4. The organic light-emitting display device of claim 3, wherein the initializing electrode is comprised of a same material and is arranged on a same layer as the pixel electrode.
0. 5. The organic light-emitting display device of claim 1,
wherein the first switching device comprises:
a first active layer to form a channel,
a first gate electrode insulated from the first active layer,
a first source electrode electrically connected to the first active layer, and
a first drain electrode;
wherein the second switching device comprises:
a second active layer to form a channel,
a second gate electrode insulated from the second active layer,
a second source electrode electrically connected to the second active layer, and
a second drain electrode;
wherein the third switching device comprises:
a third active layer to form a channel,
a third gate electrode insulated from the third active layer,
a third source electrode electrically connected to the third active layer, and
a third drain electrode; and
wherein the first through third source electrodes commonly constitute a common source electrode.
0. 6. The organic light-emitting display device of claim 5, wherein the first, second and third active layers are connected together.
0. 7. The organic light-emitting display device of claim 5, wherein the first, second and third gate electrodes are connected together.
0. 8. The organic light-emitting display device of claim 5, further comprising:
a gate insulating layer arranged between the first, second and third active layers and the first through third gate electrodes;
an insulating interlayer arranged on the first, second and third gate electrodes; and
a common contact hole arranged in the gate insulating layer and in the insulating interlayer to electrically connect the common source electrode to the first, second and third active layers.
0. 9. The organic light-emitting display device of claim 8, the organic light-emitting display device being composed of just one common contact hole to serve the first, second and third sub-pixels.
0. 10. The organic light-emitting display device of claim 8, wherein the common contact hole is arranged near the via-hole.
0. 11. A method of manufacturing an organic light-emitting display device, the method comprising:
defining first through third sub-pixels each comprising at least one capacitor, at least one thin-film transistor (TFT), and an organic light-emitting device (OLED);
forming first through third switching devices electrically connected to first through third sub-pixels, respectively, the first through third switching devices include one of a commonly formed drain electrode or a commonly formed source electrode, the first through third switching devices to apply an initializing voltage to the first through third sub-pixels when the first through third switching devices are turned on;
forming a planarization layer on the first through third switching devices;
forming a via-hole through the planarization layer to expose the one of a commonly formed drain electrode or a commonly formed source electrode; and
forming an initializing electrode electrically connected to the one of a commonly formed drain electrode or a commonly formed source electrode via the via-hole to transmit the initializing voltage to the one of a commonly formed drain electrode or a commonly formed source electrode.
0. 12. The method of claim 11, the organic light-emitting display device is composed of just one via hole to serve first through third sub-pixels.
0. 13. The method of claim 11, wherein each organic light-emitting device comprises:
a pixel electrode;
a counter electrode; and
an organic layer arranged between the pixel electrode and the counter electrode.
0. 14. The method of claim 13, wherein the initializing electrode is comprised of the same material and is arranged on the same layer as the pixel electrode.
0. 15. The method of claim 11, wherein the first switching device is formed by sequentially forming a first active layer to form a channel, a first gate electrode insulated from the first active layer, a first source electrode electrically connected to the first active layer, and a first drain electrode; the second switching device is formed by sequentially forming a second active layer to form a channel, a second gate electrode insulated from the second active layer, a second source electrode electrically connected to the second active layer, and a second drain electrode; the third switching device is formed by sequentially forming a third active layer to form a channel, a third gate electrode insulated from the third active layer, a third source electrode electrically connected to the third active layer, and a third drain electrode; and wherein the first through third source electrodes commonly constitute a common source electrode.
0. 16. The method of claim 15, wherein the first through third active layers are connected together.
0. 17. The method of claim 15, wherein the first through third gate electrodes are connected together.
0. 18. The method of claim 15, further comprising:
forming a gate insulating layer between the first through third active layers and the first through third gate electrodes;
forming an insulating interlayer on the first through third gate electrodes; and
forming a common contact hole in the gate insulating layer and in the insulating interlayer to electrically connect the common source electrode to the first through third active layers.
0. 19. The method of claim 18, the organic light-emitting display device being composed of just one common contact hole to serve the first through third sub-pixels.
0. 20. The method of claim 11, wherein the organic light emitting display device comprises:
the first through third sub-pixels each comprising at least one capacitor, at least one thin-film transistor (TFT), and an organic light-emitting device (OLED);
first through third switching devices including one of the commonly formed source electrode and the commonly formed drain electrode, the first through third switching devices being electrically connected to the first through third sub-pixels, respectively to apply the initializing voltage to the first through third sub-pixels when the first through third switching devices are turned on;
the planarization layer arranged on the first through third switching devices;
the via-hole arranged through the planarization layer to expose the one of the commonly formed source electrode and the commonly formed drain electrode; and
the initializing electrode electrically connected to the one of the commonly formed source electrode and the commonly formed drain electrode through the via-hole, the initializing electrode to transmit the initializing voltage to the one of the commonly formed source electrode and the commonly formed drain electrode.
0. 22. The organic light-emitting display device of claim 21, wherein
the first switching device comprises:
a first gate electrode insulated from the common active layer,
a first source electrode electrically connected to the common active layer, and
a first drain electrode;
wherein the second switching device comprises:
a second gate electrode insulated from the common active layer,
a second source electrode electrically connected to the common active layer, and
a second drain electrode;
wherein the third switching device comprises:
a third gate electrode insulated from the common active layer,
a third source electrode electrically connected to the common active layer, and
a third drain electrode; and
wherein the first through third source electrodes commonly constitute a common source electrode.
0. 23. The organic light-emitting display device of claim 22, wherein the first, second and third gate electrodes are connected together.
0. 24. The organic light-emitting display device of claim 22, further comprising:
a gate insulating layer disposed between the common active layer and the first through third gate electrodes;
an insulating interlayer disposed on the first, second and third gate electrodes; and
a common contact hole defined in the gate insulating layer and in the insulating interlayer to electrically connect the common source electrode to the common active layer.
0. 25. The organic light-emitting display device of claim 24, wherein the organic light-emitting display device is composed of just one common contact hole to serve the first, second and third sub-pixels.
0. 26. The organic light-emitting display device of claim 22, further comprising:
a gate insulating layer between the common active layer and the first through third gate electrodes;
an insulating interlayer disposed on the first, second and third gate electrodes; and
a common contact hole defined in the gate insulating layer and in the insulating interlayer to electrically connect the common source electrode to the common active layer,
wherein the planarization layer is disposed on the first, second and third switching devices; and
the via hole exposes the one of a common source electrode and a common drain electrode, and wherein the common contact hole is arranged near the via-hole.
0. 27. The organic light-emitting display device of claim 26, wherein the common contact hole does not overlap the via-hole.
0. 28. The organic light-emitting display device of claim 21, wherein:
the planarization layer is disposed on the first, second and third switching devices; and
the via hole exposes the one of a common source electrode and a common drain electrode.
0. 29. The organic light-emitting display device of claim 28, the organic light-emitting display device is composed of just one via hole to serve first, second and third sub-pixels.
0. 31. The method of claim 30, wherein
the first switching device is formed by sequentially forming a first gate electrode insulated from the common active layer, a first source electrode electrically connected to the common active layer, and a first drain electrode;
the second switching device is formed by sequentially forming a second gate electrode insulated from the common active layer, a second source electrode electrically connected to the common active layer, and a second drain electrode;
the third switching device is formed by sequentially forming a third gate electrode insulated from the common active layer, a third source electrode electrically connected to the common active layer, and a third drain electrode; and wherein
the first through third source electrodes commonly constitute a common source electrode.
0. 32. The method of claim 31, wherein the first through third gate electrodes are connected together.
0. 33. The method of claim 31, further comprising:
forming a gate insulating layer between the common active layer and the first through third gate electrodes;
forming an insulating interlayer on the first through third gate electrodes; and
forming a common contact hole in the gate insulating layer and in the insulating interlayer to electrically connect the common source electrode to the common active layer.
0. 34. The method of claim 33, the organic light-emitting display device being composed of just one common contact hole to serve the first through third sub-pixels.
0. 35. The method of claim 31, further comprising:
forming a gate insulating layer between the common active layer and the first through third gate electrodes;
forming an insulating interlayer on the first, second and third gate electrodes; and
forming a common contact hole in the gate insulating layer and in the insulating interlayer to electrically connect the common source electrode to the common active layer,
wherein the planarization layer is formed on the first, second and third switching devices; and
the via hole exposes the one of a common source electrode and a common drain electrode, and wherein the common contact hole is arranged near the via-hole.
0. 36. The method of claim 35, wherein the common contact hole does not overlap the via-hole.
0. 37. The method of claim 30, wherein:
the step of forming a planarization layer comprises forming the planarization layer on the first, second and third switching devices; and
the step of forming a via hole through the planarization layer comprises exposing the one of a commonly formed source electrode and a commonly formed drain electrode.
0. 38. The method of claim 37, the organic light-emitting display device is composed of just one via hole to serve first, second and third sub-pixels.

wirings wiring formed from the same layer which form forms the drain electrode and a lower electrode of the capacitor Cst, however, although not shown, the present invention is not limited thereto. Alternatively, the first drain electrode DE1, the second drain electrode DE2, and the third drain electrode DE3 may be commonly formed, which may refer to a common drain electrode.

According to the current embodiment of the present invention, an organic light-emitting display device includes just a single via-hole VH is formed to provide electrical connection to the common source electrode SEc to deliver an initializing signal to each of the first through third sub-pixels P1 through P3. Also, a scanning signal that is transmitted to the first through third gate electrodes GE1 through GE3, and thus each of the first through third switching devices TR1 through TR3 are turned on. Then, an initializing signal is applied to the common source electrode SEc and a channel is formed in each of the first through third active layers 131 through 133, and thus the initializing signal may be transmitted to the first through third drain electrodes DE1 through DE3. That is, the first through third switching devices TR1 through TR3 may simultaneously transmit the initializing signal to the first through third sub-pixels P1 through P3 due to the common source electrode SEc.

Referring now to FIG. 6, a gate insulating layer 13 for insulating the active layer 130 from the gate electrode GE layer may be formed between the active layer 130 and the gate electrode GE. Also, and insulating interlayer 15 is formed on the gate electrode GE. The gate insulating layer 13 and the insulating interlayer 15 may be made out of silicon oxide, tantalum oxide, aluminum oxide, or the like, but the present invention is not limited thereto.

Referring now to FIGS. 4 and 6, also, the common contact hole CTc may be formed in the gate insulating layer 13 and in the insulating interlayer 15 to electrically connect the common source electrode SEc to the active layer 130. That is, the common contact hole CTc is formed in portions where the gate insulating layer 13 and the insulating interlayer 15 are partially removed, to expose the active layer 130 in correspondence to an area where the common source electrode SEc is to be formed. Since the common contact hole CTc is related to the common source electrode SEc, just one common contact hole CTc is needed to provide electrical connection from common source electrode SEc to each of first through third sub-pixels P1 through P3.

Referring now to FIG. 4, the first through third drain electrodes DE1 through DE3 may also be electrically connected to the active layer 130. Although not shown in FIG. 4, each of the first through third drain electrodes DE1 through DE3 contacts and is electrically connected to the other active layer 135 that is connected to the first through third active layers 131 through 133, however the present invention is not limited thereto. Each of the first through third drain electrodes DE1 through DE3 may instead contact and be electrically connected to any portion of the active layer 130.

Referring now to FIG. 6, a planarization layer 17 is formed on the first through third switching devices TR1 through TR3. In detail, the planarization layer 17 is formed on each of the first through third drain electrodes DE1 through DE3 and the common source electrode SEc. The planarization layer 17 may be formed to planarize an uneven surface due to the underlying structure, however, the present invention is not limited thereto. A passivation layer for protecting the switching devices may further be formed under the planarization layer 17.

The via-hole VH is formed in the planarization layer 17. The via-hole VH is formed in portions where the planarization layer 17 is partially removed, to expose the common source electrode SEc in correspondence to an area where the common source electrode SEc is arranged. The via-hole VH is arranged at a location that corresponds to the common source electrode SEc, and thus just one via hole VH is needed to provide electrical connection to each of the first through third sub-pixels P1 through P3.

The initializing electrode VLi contacts and is electrically connected to the common source electrode SEc via the via-hole VH. Referring to FIG. 5, the via-hole VH may be formed near the common contact hole CTc. The via-hole VH allows the initializing electrode VLi to electrically connect to the common source electrode SEc, and the common contact hole CTc allows the common source electrode SEc to electrically connect to the active layer 130. That is, the via-hole VH is formed to correspond to the common source electrode SEc. According to the current embodiment of the present invention, the common source electrode SEc is formed to have an island shape, and thus the via-hole VH and the common contact hole CTc are formed close to each other.

Referring now to FIG. 5, the initializing electrode VLi receives an initializing voltage or an initializing signal from the outside and transmits the initializing voltage or the initializing signal to the common source electrode SEc electrically connected thereto. According to the current embodiment of the present invention, the initializing electrode VLi may be formed from the same layer as the pixel electrode PE.

Turning now to FIG. 7, FIG. 7 illustrates FIGS. 1 and 7 illustrate the OLED included in each sub-pixel. The OLED includes the pixel electrode PE formed on the planarization layer 17, the organic light-emitting layer OL formed on the pixel electrode PE, and a counter electrode 200 covering the organic layer OL and formed on the entire sub-pixel. Although not shown in FIG. 7, the OLED is electrically connected to a driving transistor (not shown) included in the sub-pixel. In detail, similar to the first through third switching devices TR1 through TR3, the planarization layer 17 is formed on the driving transistor, and the pixel electrode PE and driving transistor contact each other via a hole formed in the planarization layer 17. After the pixel electrode PE is formed, a pixel-defining layer 19 is formed on at least a part of the pixel electrode PE to expose the at least a part of the pixel electrode PE by a pixel opening OA. The organic light-emitting layer OL is formed on the pixel electrode PE exposed by the pixel opening OA so that the pixel opening OA includes an organic light-emitting layer. As discussed previously in conjunction with FIG. 1, the first through third sub-pixels P1 through P3 may be formed to have different types of organic light-emitting layers. The counter electrode 200 is formed on the organic layer OL and the pixel electrode PE. The counter electrode 200 is formed to entirely cover a layer including the pixel-defining layer 19 and the organic layer OL. Accordingly, if a voltage is applied from the driving transistor to the pixel electrode PE and thus an appropriate voltage condition is formed between the pixel electrode PE and the counter electrode 200, light emission occurs in the OLED.

In a top emission type display, in which an image is displayed toward the counter electrode 200, the pixel electrode PE may be a reflective electrode and the counter electrode 200 may be a light-transmitting type electrode. In this case, the counter electrode 200 may include a semi-transmission reflective layer made out of any one material selected from the group consisting of Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, Li, and Ca and formed to be thin, or may include a light-transmitting metal oxide such as indium tin oxide (ITO), indium zinc oxide (IZO), or zinc oxide (ZnO). In a bottom emission type display, the counter electrode 200 may have a reflection function by being deposited with any one material selected from the group consisting of Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, Li, and Ca.

When the pixel electrode PE is used as an anode, the pixel electrode PE may include a layer made out of a metal oxide having a high work-function (an absolute value), for example, ITO, IZO, or ZnO. When the pixel electrode PE is used as a cathode, the pixel electrode PE may include a highly conductive metal having a low work-function, for example, Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, Li, or Ca. When the pixel electrode PE is used as an anode, the counter electrode 200 may be used as a cathode, or vice-versa.

Also, according to the current embodiment of the present invention, the initializing electrode VLi may be made out of the same material and be arranged on the same layer as the pixel electrode PE. That is, after a metal layer constituting of the pixel electrode PE is formed, the initializing electrode VLi and the pixel electrode PE are patterned at the same time. As illustrated in FIGS. 5 and 6, both the pixel electrode PE and the initializing electrode VLi are formed on the planarization layer 17, and thus both may be formed from the same layer.

First, according to the current embodiment of the present invention, when the initializing electrode VLi and the pixel electrode PE of the OLED are formed from the same layer, a spatial gain is obtained in which the capacitor Cst disposed of a different layer from the pixel electrode PE may be formed to have a high capacity.

When the initializing electrode VLi is formed from the same layer as a gate wiring, a longitudinal length of the sub-pixel is reduced in order to secure a space for the initializing electrode VLi to be disposed in a row direction. The capacitor Cst is formed by using the other gate electrode 150 formed from the same layer as the gate electrode of the sub-pixel as a lower electrode and using a wiring formed from the same layer as the source/drain electrode as an upper electrode. Accordingly, when the longitudinal length of the sub-pixel is reduced in order to secure a space for the initializing electrode VLi, an area of the capacitor Cst is reduced. Consequently, a high resolution pixel may not secure a sufficient charging capacity. However, according to the current embodiment of the present invention, the area of the capacitor Cst is not reduced by forming the initializing electrode VLi from the pixel electrode PE layer.

Turning now to FIG. 8, FIG. 8 is a diagram illustrating an organic light-emitting display device according to a comparative example of the present invention and the organic light-emitting display device illustrated in FIG. 1. Differences between the organic light-emitting display device according to the comparative example of the present invention and the organic light-emitting display device illustrated in FIG. 1 will now be described with reference to FIG. 8.

FIG. 8(a) illustrates the organic light-emitting display device in which first through third switching devices TR1 through TR3 corresponding to each sub-pixel do not have a common source electrode SEc, and thus a via-hole VH is formed for each sub-pixel.

FIG. 8(b) illustrates the organic light-emitting display device illustrated in FIG. 1 in which the common source electrode SEc is formed in common to with the first through third switching devices TR1 through TR3 respectively corresponding to the first through third sub-pixels P1 through P3, and thus a single via-hole VH is formed common to the first through third sub-pixels P1 through P3.

Referring to FIG. 8(b), an area where the via-holes VH of FIG. 8(a) are formed may provide a space where the pixel openings OA may be formed larger. In this regard, the pixel opening OA, as described above, is a portion where the pixel-defining layer 19 is removed from at least a part of an upper portion of the pixel electrode PE to expose at least apart of the pixel electrode PE and where light emission occurs, wherein the pixel opening OA is covered by the organic light-emitting layer OL. Experimentally, aperture ratios of the first and second sub-pixels P1 and P2 of FIG. 8(b) are increased by about 11.7%, compared to those of FIG. 8(a). Also, an aperture ratio of the third sub-pixel P3 of FIG. 8(b) is increased by about 13.5%, compared to that of FIG. 8(a). As such, an organic light-emitting display device designed to increase an aperture ratio has a longer lifespan and an increased image quality.

Also, the organic light-emitting display device according to the embodiment of the present invention is manufactured according to the above-described operations. In short, the substrate 1 is prepared, and the buffer layer 11 is formed on the substrate 1, and then the active layer 130 is formed on the buffer layer 11, as illustrated in FIG. 2. When the active layer 130 is patterned, the first through third active layers 131 through 133 may be connected to one another. Also, the other active layer 135 to be used as a lower electrode of the capacitor Cst may be patterned to be connected to the first through third active layers 131 through 133.

Next, the gate insulating layer 13 is formed on the active layer 130. Then, as illustrated in FIG. 3, the gate electrode GE layer is formed on the gate insulating layer 13 and is then patterned. At this point, the first through third gate electrodes GE1 through GE3 and the gate line GLn-1 may be patterned to be connected to one another.

Next, the insulating interlayer 15 is formed on the gate electrode GE. Then, the common contact hole CTc is formed by partially removing the insulating interlayer 15 and the gate insulating layer 13. Then, as illustrated in FIG. 4, the metal layer is formed thereon and is then patterned to form the source and drain electrodes SE and DE. At this point, the metal layer is patterned to form a wiring corresponding to an upper electrode of capacitor Cst, the common source electrode SEc and the first through third drain electrodes DE1 through DE3. The common source electrode SEc contacts the active layer 130 via the common contact hole CTc.

Next, the planarization layer 17 is formed on the source/drain metal, and the via-hole VH is formed in the planarization layer 17. Then, as illustrated in FIG. 5, a metal pixel electrode PE layer is formed on the planarization layer 17 to form the pixel electrode PE and the initializing electrode VLi by patterning the metal pixel electrode PE layer. In this regard, the initializing electrode VLi contacts the common source electrode SEc via the via-hole VH.

Next, the pixel-defining layer 19 is formed on the pixel electrode PE metal. In this regard, the pixel opening OA is formed in an area of the pixel electrode PE where a light emission unit is to be formed by partially removing the pixel-defining layer 19. The organic light-emitting layer OL is deposited on the pixel electrode PE exposed by the pixel opening OA. Then, the counter electrode 200 is entirely formed on the entireties of the organic light-emitting layer OL and on the pixel-defining layer 19.

Turning now to FIG. 9, FIG. 9 is a circuit diagram illustrating switching devices according to an embodiment of the present invention. Referring to FIG. 9, unlike FIG. 1, only a single via-hole VH is formed to accommodate initializing electrode VLi, and a source terminal of each of first through third switching devices TR1 through TR3 is connected to a common node. Portions illustrated as a resistor R in the common node are portions that are electrically connected to each other by an active layer 130. In FIG. 9, Vi denotes an initializing voltage and Sn-1 denotes an n-1-th scanning signal for turning on each of the first through third switching devices TR1 through TR3.

According to the present invention, when an initializing electrode and a pixel electrode of an OLED are formed from the same layer, a spatial gain is obtained in which a capacitor disposed on a different layer from the pixel electrode may be formed to have a high capacity.

Also, according to the present invention, any one of a drain electrode and a source electrode of switching devices corresponding to each sub-pixel is commonly formed and thus a via-hole is formed common to a plurality of sub-pixels, so that an area where a via-hole is formed in each sub-pixel may provide a space where a pixel opening may be formed larger, thereby increasing an aperture ratio of an organic light-emitting display device.

While the present invention has been particularly shown, and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form, and details may be made therein without departing from the spirit, and scope of the present invention as defined by the following claims.

INVENTORS:

Shin, Hye-Jin, Kwak, Won-Kyu

THIS PATENT IS REFERENCED BY THESE PATENTS:
Patent Priority Assignee Title
THIS PATENT REFERENCES THESE PATENTS:
Patent Priority Assignee Title
6522079, Oct 01 1999 SANYO ELECTRIC CO , LTD Electroluminescence display device
6960890, Mar 03 2003 SANYO ELECTRIC CO , LTD Electroluminescent display device
7696521, Jun 21 2007 SAMSUNG DISPLAY CO , LTD Organic light emitting diode display device having first and second capacitors disposed on a substrate wherein the first capacitor comprises an undoped semiconductor layer electrode.
20010015626,
20030178936,
20050017649,
20050093791,
20050110028,
20060091395,
20060152151,
20060170634,
20070030233,
20070242004,
20070252145,
20080035931,
20080036705,
20080315189,
20090066236,
20100007681,
20100134741,
20120026144,
CN101330094,
CN1773717,
CN1908787,
JP2002299047,
JP2003280551,
JP2006154495,
KR100700648,
KR100778514,
KR1020060087885,
KR1020100062284,
ASSIGNMENT RECORDS    Assignment records on the USPTO
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
Aug 23 2021Samsung Display Co., Ltd.(assignment on the face of the patent)
MAINTENANCE FEES AND DATES:    Maintenance records on the USPTO
Date Maintenance Fee Events
Aug 23 2021BIG: Entity status set to Undiscounted (note the period is included in the code).


Date Maintenance Schedule
Mar 26 20274 years fee payment window open
Sep 26 20276 months grace period start (w surcharge)
Mar 26 2028patent expiry (for year 4)
Mar 26 20302 years to revive unintentionally abandoned end. (for year 4)
Mar 26 20318 years fee payment window open
Sep 26 20316 months grace period start (w surcharge)
Mar 26 2032patent expiry (for year 8)
Mar 26 20342 years to revive unintentionally abandoned end. (for year 8)
Mar 26 203512 years fee payment window open
Sep 26 20356 months grace period start (w surcharge)
Mar 26 2036patent expiry (for year 12)
Mar 26 20382 years to revive unintentionally abandoned end. (for year 12)