A method of fabricating single crystal silicon in a "mushroom" shape for use in fabricating devices such as a Silicon-On-Insulator-Like MOSFET. One embodiment of the inventive method entails fabricating a hole-within-a-hole structure in a thick silicon dioxide layer disposed on a single crystal silicon substrate, growing single crystal silicon in the inner hole, etching back the silicon dioxide layer to expose a portion of the silicon in the inner hole, and growing single crystal silicon by selective epitaxial growth in the outer hole.
|
15. A method for fabricating a "mushroom" structure which comprises the steps of:
forming a first hole in a layer disposed on a substrate, the first hole extending through the layer; forming semiconductor material in the first hole; forming a second hole in the layer surrounding the first hole, the second hole extending through the layer to expose a portion of the semiconductor material disposed in the first hole; and forming semiconductor material in the second hole.
1. A method for fabricating a "mushroom" structure which comprises the steps of:
forming a first hole in a layer disposed on a substrate, the first hole not extending through the layer; forming a second hole within the first hole, the second hole extending through the layer to the substrate; forming semiconductor material in the second hole; etching the layer to expose a portion of the semiconductor material disposed in the second hole; and forming semiconductor material in the first hole.
9. A method for fabricating a "mushroom" structure which comprises the steps of:
forming a first hole in a layer disposed on a substrate, the first hole extending through the layer to the substrate; forming a second hole in the layer, surrounding the first hole, the second hole not extending through the layer; forming semiconductor material in the first hole; removing a portion of the layer to expose a portion of the semiconductor material disposed in the first hole; and forming semiconductor material in the second hole.
2. The method of
the step of forming semiconductor material in the second hole comprises vertically growing semiconductor material extending from the substrate; and the step of forming semiconductor material in the first hole comprises forming semiconductor material extending from the exposed portion.
3. The method of
4. The method of
5. The method of
6. The method of
8. The method of
10. The method of
the step of forming semiconductor material in the first hole comprises vertically growing semiconductor material extending from the substrate; and the step of forming semiconductor material in the second hole comprises forming semiconductor material extending from the exposed portion.
11. The method of
12. The method of
13. The method of
14. The method of
16. The method of
the step of forming semiconductor material in the first hole comprises vertically growing semiconductor material extending from the substrate; and the step of forming semiconductor material in the second hole comprises forming semiconductor material extending from the exposed portion.
17. The method of
18. The method of
19. The method of
20. The method
|
|||||||||||||||||||||||||||
This invention relates to a method for fabricating structures in semiconductor materials, and in particular, to a method for fabricating structures used in integrated circuits.
This application is related to three other applications, U.S. Ser. No. 939,183, now U.S. Pat. No. 4,714,685, Ser. No. 940,255 now U.S. Pat. Nos. 4,716,128, and 939,078 which are being filed concurrently with the present application and in which there is one common inventor and a common assignee.
The semiconductor industry is increasing its use of integrated circuits. In particular, there is a demand for silicon-on-insulator structures comprising a "mushroom" shape, i.e., a relatively narrow "stem" of silicon grown through an oxide layer and having a silicon "head," of larger lateral dimension than the "stem," grown on top of the stem in such a manner that a portion of the "head" is positioned on top of the oxide layer. Such a structure is shown in European patent application No. 81104511.1, filed 11.06.81.
When the "mushroom" shape is formed by growing silicon, first vertically and then laterally over a step in the oxide layer, the silicon grown over the step has a tendency to become polycrystalline. As a result, devices such as a Silicon-On-Insulator-Like (SOIL) insulated gate field effect transistor (IGFET) fabricated in this manner may have degraded performance.
As a result, it is desirable to have a method for reliably growing a monocrystalline (single crystal) semiconductor, and in particular, single crystal silicon in a "mushroom" shape.
The present invention is directed to a method for reliably fabricating a single crystal semiconductor material in a "mushroom" shape. One embodiment of the present invention comprises the steps of: (a) forming a first hole in a layer disposed on a substrate, the first hole not extending through the layer to the substrate; (b) forming a second hole within the first hole, the second hole extending through the layer to the substrate; (c) forming a semiconductor material within the second hole; (d) removing a portion of the layer to expose a portion of the semiconductor material disposed in the second hole; and (e) forming the semiconductor material in the first hole.
Another embodiment of the present invention comprises the steps of: (a) forming a first hole in a layer disposed on a substrate, the first hole extending through the layer to the substrate; (b) forming a second hole encircling the first hole, the second hole not extending through the layer to the substrate; (c) forming a semiconductor material within the first hole; (d) removing a portion of the layer to expose a portion of the semiconductor material disposed in the first hole; and (e) forming the semiconductor material in the second hole.
Yet another embodiment of the present invention comprises the steps of: (a) forming a first hole in a layer disposed on a substrate, the first hole extending through the layer to the substrate; (b) forming a semiconductor material within the first hole; (c) forming a second hole surrounding the first hole, the second hole not extending through the layer to the substrate but extending far enough through the layer to expose a portion the semiconductor material disposed in the first hole; and (e) forming the semiconductor material in the second hole.
The present invention may be applied to II-VI and III-V based semiconductors as well as to silicon based semiconductors.
In a preferred embodiment of the present invention for use in forming a single crystal silicon "mushroom" shape structure, the steps of forming semiconductor material comprise growing single crystal silicon by selective epitaxial growth. Single crystal silicon is grown because the exposed silicon serves as a single crystal lattice site for the selective epitaxial growth process. As a result, the crystallinity of the exposed silicon is extended to form "device-quality" single crystal silicon in the larger hole.
The "mushroom" shaped single crystal silicon structure formed in accordance with the inventive method can be used to fabricate a device such as a Silicon-On-Insulator-Like (SOIL) IGFET.
The present invention is better understood by considering the following detailed description taken in conjunction with the accompanying drawings.
FIGS. 1-3 show cross-sectional views of structures at various stages in the fabrication of a hole-with-a-hole in accordance with the method of the present invention;
FIGS. 4-6 show cross-sectional views of structures at various stages in the fabrication of a single crystal silicon structure having a "mushroom" shape in accordance with the method of the present invention; and
FIGS. 7-9 show cross-sectional views of structures at various stages in the fabrication of a SOIL MOSFET in accordance with the method of the present invention.
It is to be noted that the drawings are not to scale since the vertical dimensions generally are much smaller than the horizontal dimensions.
Moreover, although the method will be used to process a semiconductor substrate (chip) in which a large number of structures will be formed in one sequence of steps, the drawing and the description are generally limited to the fabrication of a single structure.
To facilitate understanding, identical reference numerals are used to designate elements common to the figures.
FIG. 1 shows a cross-sectional view of a structure which comprises semiconductor body (substrate) 1 and thick silicon dioxide layer 10. Substrate 1 is typically single crystal silicon having a high resistivity and having a dopant concentration of about 1015 atoms/cubic centimeter and may be of p or n type conductivity. In the specific example being described, it will be assumed that the doping of substrate 1 is p-type, as is characteristic of the more widely used n-channel MOS transistor, and that it is formed from (100) single crystal silicon. Before silicon dioxide layer 10 was formed, substrate 1 was masked and an ion implant of p-type impurities, for example, boron, was selectively carried out to heavily dope (to approximately 1×10 18 to 1×10 19 atoms/cubic centimeter) the portions 55 of body 10. This implant is used to increase the electrical isolation between transistors by preventing inversion of such portions as is known in the art and is typically denoted as a field or channel stop implant. Next, relatively thick silicon dioxide layer 10, for example, 0.6 to 1.0 microns, was grown, for example, by exposing the substrate to a steam ambient for two hours at 1100°C, or was deposited thereon by chemical vapor deposition (CVD). Typically, hundreds or thousands or ten thousands of transistors and other devices will be formed on substrate 1. However, for the sake of convenience the fabrication of a single "mushroom" shape structure will be illustrated.
FIG. 2 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 1 by applying a photoresist mask layer to silicon dioxide layer 10 using well known photolithographic masking techniques and then etching large hole 20 partially through silicon dioxide layer 10. It is preferable to use an anisotropic etch such as a plasma etch, which is well known in the art, rather than a wet etch for this step in order to avoid undercutting.
FIG. 3 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 2 by applying a second photoresist mask layer to silicon dioxide layer 10 and then etching small hole 30 by plasma and/or wet etching, straight through silicon dioxide layer 10 to expose substrate 1. Literature information indicates that poorer quality epitaxial deposits are made on silicon exposed by plasma etching. Hence, etching started in plasma and finished in a wet etchant may be preferred. It will be recognized by those skilled in the art that the lateral edges of larger hole 20 may be sloped as a result of the etch process used in its fabrication.
FIG. 4 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 3 by using selective epitaxial growth to substantially fill smaller hole 30 with single crystal silicon seeded from the exposed silicon of substrate 1. The silicon growth is shown in FIG. 4 to extend to the top of smaller hole 30 although this is not required. Selective epitaxial growth comprises a conventional silicon epitaxial growth step at a high temperature, for example, 1050°C, in an HCl gas ambient. As a result of selective epitaxial growth, silicon only grows on silicon and not on silicon dioxide. If necessary it is feasible to improve the crystalline nature of the silicon by subsequent heat treatment, such as laser anneal or other anneal.
FIG. 5 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 4 by applying a blanket, partial silicon dioxide etch to expose a small amount of single crystal silicon 35 in larger hole 20 by using etch methods well known in the art, for example, a wet etch comprising a 10:1 mixture of H2O:HF for approximately one-half minute. The effect of this exposure is to place a seed of single crystal silicon within the volume of larger hole 20. In FIG. 5 and subsequent figures, p-type field implant 55 is excluded so that one may better appreciate the essential features of the present invention.
FIG. 6 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 5 by using selective epitaxial growth to substantially fill larger hole 20 with single crystal silicon seeded from exposed single crystal silicon 35. The silicon which fills larger hole 20 grows outward from seed crystal, exposed silicon 35. Again, if necessary it is feasible to improve the crystalline nature by subsequent anneal as is known in the art. It should be recognized that it is not necessary to fill larger hole 20 because one may, depending on the particular application, merely etch away part of silicon dioxide layer 10 to the desired height or so that silicon appears at the top of layer 10 after the etch.
The remainder of the figures show the various steps required to fabricate a simple IGFET structure using the structure fabricated in accordance with the present invention.
FIG. 7 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 6 by: (1) growing silicon dioxide layer 60 thereover by means well known in the art, for example, by means of a high temperature oxidation at 1100°C; (2) then performing a light-dose, threshold implant with appropriate impurities by means well known in the art with, for example, 5×1011 impurities/cm2 to establish a gate threshold voltage in a known fashion if such adjustment is desired; (3) then depositing and heavily doping a polysilicon layer suitable for use as the gate region (electrode) of the transistor over the resulting structure by means well known in the art and doping it with phosphorus by means well known in the art to obtain a low resistance; (4) then applying a photolithographic mask; and (5) then plasma etching the polysilicon layer to provide polysilicon gate 65 of the desired dimensions for the gate region (electrode) over the central portion of the top surface.
FIG. 8 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 7 by (1) applying thin layer 70 of silicon dioxide to the structure by well known methods, for example, by heating in an oxidizing ambient to lightly oxidize the exposed surfaces of polycrystalline gate 65 as a protective layer before subjecting the structure in a known fashion to high dosage implants of n-type donor ions to doped regions 80 and 85, not covered by polysilicon gate 65, so that they can serve as the source and drain, respectively, of the n-channel IGFET being formed; (2) masking and ion implanting source and drain regions 80 and 85, respectively, with a high dose n-type implant such as phosphorus at, for example, 5×1015 impurities/cm2 to provide dopant concentrations of approximately 1×1019 to 1×1020 atoms/cubic centimeter; and (3) chemically vapor deposit silicon dioxide, and (4) annealing the structure to activate the dopant and to densify the CVD silicon dioxide.
There remains to provide desired electrical connections to the source, drain and gate regions to permit connection of the transistor into an integrated circuit.
FIG. 9 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 8 by (1) applying approximately 0.5 micron thick, conformal CVD silicon dioxide layer 90 containing approximately 5% to 7% phosphorus over the structure as a protective barrier; (2) then masking and etching contact holes for n+ source and drain regions 80 and 85 and polysilicon gate 65 using methods well known in the art; (3) then depositing a layer of contact metal, typically an aluminum-silicon alloy, over silicon dioxide layer 90 to fill the via openings; and (4) finally patterning and etching the metal to form contacts 96, 97 and 98 and to provide a desired interconnection pattern between transistors as needed for an integrated circuit. Note that in some instances, two or more levels of metalization may be needed.
In the finished device shown in FIG. 9, source and drain regions 80 and 85, respectively, are encapsulated on all sides but the one facing the channel. Thus, this device is referred to as a Silicon-On-Insulator-Like (SOIL) IGFET.
The embodiments described herein are intended to be illustrative of the general principles of the invention. Various modifications are possible consistent with the spirit of the invention. For example, instead of first making the larger hole and then the smaller one, the order can be reversed so that the smaller hole is made first followed by the larger hole. In another example, the smaller hole can be made first, silicon can then be fabricated therein and the larger hole can be made, having a sufficient depth in the layer to expose the silicon formed in the smaller hole. Additionally, a variety of known techniques are available for each of the steps of the method which are consistent with the invention. Furthermore, although the above-described invention is described in the context of growing a silicon "mushroom" shape in connection with a silicon dioxide layer disposed on a silicon substrate, it is not confined to use with these materials. In fact, the present invention has application to III-V compounds such as structures formed using GaAs and ternary and quaternary III-V semiconductor compounds such as AlGaAs and InGaAsP with the process modified to be consistent with the processing requirements of these materials. For example, the "mushroom" shape may comprise GaAs grown on a CVD SiN layer. It should also be recognized that the product of this invention provides a high degree of surface planarity, as compared to other selective epitaxial deposition techniques.
Schubert, Peter J., Christenson, John C.
| Patent | Priority | Assignee | Title |
| 10032863, | Apr 13 2014 | Texas Instruments Incorporated | Isolated semiconductor layer in bulk wafer by localized silicon epitaxial seed formation |
| 10516019, | Apr 13 2014 | Texas Instruments Incorporated | Isolated semiconductor layer in bulk wafer by localized silicon epitaxial seed formation |
| 10690852, | Dec 29 2017 | IMEC VZW | III-V semiconductor waveguide nanoridge structure |
| 4818713, | Oct 20 1987 | American Telephone and Telegraph Company, AT&T Bell Laboratories | Techniques useful in fabricating semiconductor devices having submicron features |
| 4983539, | Feb 28 1987 | Canon Kabushiki Kaisha | Process for producing a semiconductor article |
| 5013670, | Sep 18 1986 | Canon Kabushiki Kaisha | Photoelectric converter |
| 5118365, | Mar 26 1987 | Canon Kabushiki Kaisha | II-IV group compound crystal article and process for producing same |
| 5124276, | Aug 29 1989 | Kabushiki Kaisha Toshiba | Filling contact hole with selectively deposited EPI and poly silicon |
| 5356830, | Sep 19 1988 | Kabushiki Kaisha Tobshiba | Semiconductor device and its manufacturing method |
| 5417180, | Oct 24 1991 | Rohm Co., Ltd. | Method for forming SOI structure |
| 5422302, | Jun 30 1986 | Method for producing a three-dimensional semiconductor device | |
| 5635411, | Nov 12 1991 | Rohm Co., Ltd. | Method of making semiconductor apparatus |
| 5780343, | Dec 20 1995 | National Semiconductor Corporation | Method of producing high quality silicon surface for selective epitaxial growth of silicon |
| 5849077, | Apr 11 1994 | Texas Instruments Incorporated | Process for growing epitaxial silicon in the windows of an oxide-patterned wafer |
| 5948162, | Oct 24 1991 | Rohm Co., Ltd. | Method for forming SOI structure |
| 6037199, | Aug 16 1999 | Taiwan Semiconductor Manufacturing Company, Ltd. | SOI device for DRAM cells beyond gigabit generation and method for making the same |
| 6124187, | Jan 12 1996 | Sony Corporation | Method of fabricating semiconductor device |
| 6174754, | Mar 17 2000 | Taiwan Semiconductor Manufacturing Company | Methods for formation of silicon-on-insulator (SOI) and source/drain-on-insulator(SDOI) transistors |
| 6326272, | Nov 18 1999 | Chartered Semiconductor Manufacturing Ltd.; National University of Singapore | Method for forming self-aligned elevated transistor |
| 6483148, | Nov 18 1999 | Chartered Semiconductor Manufacturing Ltd. | Self-aligned elevated transistor |
| 6998305, | Jan 24 2003 | ASM IP HOLDING B V | Enhanced selectivity for epitaxial deposition |
| 7217603, | Jun 25 2002 | Taiwan Semiconductor Manufacturing Company, Ltd | Methods of forming reacted conductive gate electrodes |
| 7256142, | Mar 02 2001 | Taiwan Semiconductor Manufacturing Company, Ltd | Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits |
| 7420201, | Jun 07 2002 | Taiwan Semiconductor Manufacturing Company, Ltd | Strained-semiconductor-on-insulator device structures with elevated source/drain regions |
| 7439164, | Jun 10 2002 | Taiwan Semiconductor Manufacturing Company, Ltd | Methods of fabricating semiconductor structures having epitaxially grown source and drain elements |
| 7501351, | Mar 02 2001 | Taiwan Semiconductor Manufacturing Company, Ltd | Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits |
| 7504704, | Mar 07 2003 | Taiwan Semiconductor Manufacturing Company, Ltd | Shallow trench isolation process |
| 7759199, | Sep 19 2007 | ASM IP HOLDING B V | Stressor for engineered strain on channel |
| 8129821, | Jun 25 2002 | Taiwan Semiconductor Manufacturing Company, Ltd | Reacted conductive gate electrodes |
| 8278176, | Jun 07 2006 | ASM IP HOLDING B V | Selective epitaxial formation of semiconductor films |
| 8367528, | Nov 17 2009 | ASM IP HOLDING B V | Cyclical epitaxial deposition and etch |
| 8809170, | May 19 2011 | ASM IP HOLDING B V | High throughput cyclical epitaxial deposition and etch process |
| 8822282, | Mar 02 2001 | Taiwan Semiconductor Manufacturing Company, Ltd | Methods of fabricating contact regions for FET incorporating SiGe |
| 9312131, | Jun 07 2006 | ASM IP HOLDING B V | Selective epitaxial formation of semiconductive films |
| 9330959, | Apr 13 2014 | Texas Instruments Incorporated | Isolated semiconductor layer in bulk wafer by localized silicon epitaxial seed formation |
| Patent | Priority | Assignee | Title |
| 3432920, | |||
| 3544858, | |||
| 3574008, | |||
| 3958040, | Sep 07 1973 | U.S. Philips Corporation | Semiconductor device manufacture |
| 4178197, | Mar 05 1979 | International Business Machines Corporation | Formation of epitaxial tunnels utilizing oriented growth techniques |
| 4333965, | Sep 15 1980 | Intersil Corporation | Method of making integrated circuits |
| 4384301, | Nov 07 1979 | Texas Instruments Incorporated | High performance submicron metal-oxide-semiconductor field effect transistor device structure |
| 4400411, | Jul 19 1982 | The United States of America as represented by the Secretary of the Air | Technique of silicon epitaxial refill |
| 4507158, | Aug 12 1983 | Hewlett-Packard Co. | Trench isolated transistors in semiconductor films |
| 4522662, | Aug 12 1983 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | CVD lateral epitaxial growth of silicon over insulators |
| 4522682, | Jun 21 1982 | Conexant Systems, Inc | Method for producing PNP type lateral transistor separated from substrate by O.D.E. for minimal interference therefrom |
| 4533431, | Jan 13 1983 | Commissariat a l'Energie Atomique | Process for producing conductors for integrated circuits using planar technology |
| 4551394, | Nov 26 1984 | Honeywell Inc. | Integrated three-dimensional localized epitaxial growth of Si with localized overgrowth of GaAs |
| 4578142, | May 10 1984 | Fairchild Semiconductor Corporation | Method for growing monocrystalline silicon through mask layer |
| 4637127, | Jul 07 1981 | Nippon Electric Co., Ltd. | Method for manufacturing a semiconductor device |
| EP811045111, | |||
| RE31580, | Jun 08 1967 | U.S. Philips Corporation | Insulated gate field-effect transistor comprising a mesa channel and a thicker surrounding oxide |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Nov 24 1986 | SCHUBERT, PETER J | GENERAL MOTORS CORPORATION, A CORP OF DE | ASSIGNMENT OF ASSIGNORS INTEREST | 004643 | /0921 | |
| Nov 25 1986 | CHRISTENSON, JOHN C | GENERAL MOTORS CORPORATION, A CORP OF DE | ASSIGNMENT OF ASSIGNORS INTEREST | 004643 | /0921 | |
| Dec 11 1986 | General Motors Corporation | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Jan 07 1992 | REM: Maintenance Fee Reminder Mailed. |
| Jan 10 1992 | REM: Maintenance Fee Reminder Mailed. |
| Jan 23 1992 | REM: Maintenance Fee Reminder Mailed. |
| Jun 07 1992 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Jun 28 2004 | LTOS: Pat Holder Claims Small Entity Status. |
| Date | Maintenance Schedule |
| Jun 07 1991 | 4 years fee payment window open |
| Dec 07 1991 | 6 months grace period start (w surcharge) |
| Jun 07 1992 | patent expiry (for year 4) |
| Jun 07 1994 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jun 07 1995 | 8 years fee payment window open |
| Dec 07 1995 | 6 months grace period start (w surcharge) |
| Jun 07 1996 | patent expiry (for year 8) |
| Jun 07 1998 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jun 07 1999 | 12 years fee payment window open |
| Dec 07 1999 | 6 months grace period start (w surcharge) |
| Jun 07 2000 | patent expiry (for year 12) |
| Jun 07 2002 | 2 years to revive unintentionally abandoned end. (for year 12) |