A method for forming upon a semiconductor substrate employed within a microelectronics fabrication a composite gate insulating layer of MOS device comprising a silicon oxide dielectric layer and a high-K dielectric layer. The method employs thermal oxidation of a silicon semiconductor substrate to form an initial silicon oxide dielectric layer. A RPN plasma method is employed to form a layer of silicon nitride high-k dielectric material partly into the silicon oxide dielectric layer. The composite dielectric layer is dielectrically equivalent to the initial silicon oxide dielectric layer, with equivalent performance, reliability and manufacturability of the MOS device.
|
1. A method for forming upon a semiconductor substrate employed within a microelectronics fabrication a composite dielectric layer comprising:
providing a silicon semiconductor substrate employed within a microelectronics fabrication; thermally oxidizing said silicon semiconductor substrate to form a silicon oxide dielectric layer; forming upon the surface of the silicon oxide dielectric layer a first layer of silicon nitride high-K dielectric material employing remote plasma nitridation (RPN) method such that the composite dielectric layer is dielectrically equivalent to the said initial silicon oxide dielectric layer; and forming an optional additional layer of high-K dielectric material over the substrate.
8. A method for forming upon a silicon semiconductor substrate employed within an integrated circuit microelectronics fabrication a composite dielectric layer comprising
providing a silicon semiconductor substrate employed within an integrated circuit microelectronics fabrication; forming upon said silicon substrate an initial silicon oxide dielectric layer; forming upon the silicon substrate partly within the silicon oxide dielectric layer a first layer of silicon nitride high-K dielectric material such that the resulting composite dielectric layer is dielectrically equivalent to said initial silicon oxide dielectric layer; and forming over the silicon semiconductor substrate an optional additional layer composed of silicon nitride high-K dielectric material.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
integrated circuit microelectronics fabrications; charge coupled device microelectronics fabrications; radiation emitting microelectronics fabrications; and optoelectronics microelectronics fabrications.
9. The method of
10. The method of
11. The method of
12. The method of
13. The method of
14. The method of
15. The method of
inorganic high-K dielectric materials; and organic high-K dielectric materials.
|
1. Field of the Invention
The present invention relates to the field of microelectronics fabrication. More specifically, the present invention relates to the forming of dielectric layers as insulation for semiconductor microelectronics devices.
2. Description of the Related Art
In the fabrication of semiconductor microelectronics devices employed in modern integrated circuits, it has become critical to reduce the various dimensions of the devices in order to improve performance and reduce cost. In particular, the metal-oxide-silicon (MOS) field-effect transistor (FET) device type has become one of the most important classes of integrated circuits. These MOSFET-type circuits are employed where the greatest circuit density and lowest power dissipation are needed. In order to achieve the utmost advantage of this particular type of device, it is desirable to minimize the dielectric thickness of the gate insulation ("oxide" portion of the MOS structure) over the conductive channel of the device. It has become customary to employ extremely thin layers of silicon oxide formed on silicon to provide this pate insulation, because the thermal oxidation of silicon in appropriate oxidizing ambient environents can be precisely controlled to produce the very thin silicon oxide dielectric layer desired, and additionally to permit the control of the electronics states and electrical charge at the interface between the silicon and the silicon oxide layer.
While layers of silicon oxide as thin as 30-40 angstroms may be utilized for the gate insulation, the reliability and manufacturability of the devices begins to be degraded below this thickness. There are many methods which have been employed to alleviate this natural limit while retaining the advantage of the thermally-grown oxide-silicon. It is the capacitance of the gate insulating layer which actually determines the performance of the MOS device, and the higher capacitance desired could be obtained by a higher dielectric constant material than silicon oxide, which is fairly low at K=3.9. However, attempts to replace silicon oxide directly with a higher dielectric constant material such as, e.g., silicon nitride (K=5.0) have not succeeded due to the difficulty of controlling the interface between the deposited insulator compared with the ease of control of the interface when it is a thermally grown silicon oxide layer. Therefore, many attempts have also been made to employ a composite gate insulator layer consisting of a thermally grown silicon oxide layer on the silicon substrate and a subsequently formed dielectric layer, usually of a higher dielectric constant material.
It is thus towards the goal of forming a gate insulating layer of a MOS device on a silicon substrate with a higher dielectric constant as well as the performance, reliability and manufacturability of thermally grown silicon oxide dielectric layers that the present invention is generally directed.
Various methods have been proposed for forming composite gate insulation dielectric layers on MOS devices, with higher K values than thermally grown silicon oxide dielectric layers.
For example, Tseng et al., in U.S. Pat. No. 5,712,208, disclose a method for forming a high-K dielectric layer on a substrate. The dielectric layer is a composite layer formed of a thin underlying layer with a substantial composition of nitrogen and fluorine, followed by a thermal oxide layer and an overlying deposited dielectric layer. An optional thermal heat cycle may be employed to densify the deposited dielectric layer.
Further, Gilmer et al., in U.S. Pat. No. 5,821,172, disclose a method for forming a silicon oxynitride dielectric layer on a single crystal silicon substrate. The method employs a first first thermal treatment in a N2 or argon atmosphere at between 400 and 700 degrees centigrade, followed by exposure to NH3 combined with either NO or N2O at 600 to 1100 degrees centigrade to form an oxynitride layer.
Still further, Doyle et al., in U.S. Pat. No. 5,891,798, disclose a method for forming a composite dielectric layer with a high dielectric constant on silicon. The method employs nitrogen implantation into silicon through a sacrifical surface layer of silicon oxide. After annealing and stripping the sacrificial silicon oxide layer, a high dielectric constant material such as a paraelectric material is deposited on the substrate.
Finally, Brady et al., in U.S. Pat. No. 5,940,736, disclose a method for forming a gate dielectric layer of silicon oxynitride on a silicon semiconductor substrate. The method employs a three-step process of growing, depositing and growing silicon oxide under low pressure (0.2 to 10 torr). At each step, N2O or NO may be employed in the oxidizing gas for light nitrogen incorporation and formation of silicon oxynitride from the silicon oxide dielectric layer.
Desirable in the field of microelectronics fabrication of MOS devices are additional methods for forming gate insulating layers with the properties of high dielectric constant combined with high performance, reliability and manufacturability.
It is towards these goals that the present invention is generally and specifically directed.
A first object of the present invention is to provide a method for forming upon a semiconductor substrate employed within a microelectronics fabrication a layer of dielectric material comprising a thermally grown silicon oxide layer and a high-K dielectric material.
A second object of the present invention is to provide a method in accord with the first object of the present invention, where the layer of dielectric material is a gate insulation layer of a MOS device formed employing a plasma method to convert part of the silicon oxide to a silicon nitride dielectric layer to provide a composite dielectric layer equivalent dielectrically to the original silicon oxide dielectric layer.
A third object of the present invention is to provide a method in accord with the first object of the present invention and the second object of the present invention, where the composite gate dielectric materials of the gate insulating layer of a MOS device have the desirable performance, reliability and manufacturability of MOS devices employing thermally grown silicon oxide dielectric layers as gate insulation.
A fourth object of the present invention is to provide a method in accord with the first object of the present invention, the second object of the present invention, and/or the third object of the present invention, where the method is readily commercially implemented.
In accord with the objects of the present invention, there is provided a method for forming, upon a semiconductor substrate employed within a microelectronics fabrication, a composite dielectric layer comprising a thermally grown silicon oxide dielectric layer and a subsequently formed high-K dielectric layer. To practice the invention, there is first provided a silicon semiconductor substrate. There is then formed upon the silicon semiconductor substrate a silicon oxide dielectric layer employing a thermal oxidation method. There is then formed upon and partly into the silicon oxide dielectric layer a layer of silicon nitride employing a plasma deposition method to convent some of the silicon oxide to silicon nitride and retain the total dielectric thickness of the original silicon oxide dielectric layer. A subsequent layer of optional additional high-K dielectric material may then be deposited over the composite silicon oxide-silicon nitride dielectric layer if additional capacitance is desired.
The present invention provides a method for forming a composite gate insulating dielectric layer upon a semiconductor silicon substrate with an equivalent dielectric thickness of a thermally grown silicon oxide dielectric layer but with an additional layer of silicon nitride high-K dielectric material to provide performance, reliability and manufacturability.
The present invention employs materials and methods which are known in the art of microelectronics fabrication, but in a novel order and sequence. Therefore the present invention is readily commercially implemented.
The objects, features and advantages of the present invention are understood within the context of the Description of the Preferred Embodiment as set forth below. The description of the Preferred Embodiment is understood within the context of the accompanying drawing, which forms a material part of this disclosure, wherein:
The present invention provides a method for forming upon a semiconductor substrate employed within a microelectronics fabrication a composite gate insulation dielectric layer which is dielectrically equivalent to a thermally grown silicon oxide dielectric layer, but with a higher dielectric constant and with equivalent performance, reliability and manufacturability.
Referring now to
Shown in
Referring now more particularly to
With respect to the layer of silicon oxide dielectric material 12 shown in
Referring now more particularly to
With respect to the high-K dielectric layer 16 shown in
where T(SiO2) is the thickness of silicon oxide dielectric layer, T(high-k) is the thickness of the high-K dielectric layer. (high-k) is the dielectric constant of the high-K dielectric layer and 3.9 is the dielectric constant of silicon oxide dielectric layer.
With respect to the remote plasma nitridation (RTP) chemical vapor deposition (CVD) method 18, the RTP chemical vapor deposition (CV D) sputtering method 18 preferably employs a microwave power input to sustain the plasma. The plasma activates nitrogen species which partially converts the silicon oxide layer 12 to a high-K dielectric layer 16 and a remaining silicon oxide layer 12' to provide the total dielectric layer thickness Teq.
Referring now more particularly to
With respect to the optional additional dielectric layer 20, the optional additional dielectric layer 20 is a high-K dielectric material formed employing high-K materials known in the art of microelectronics fabrication including but not limited to inorganic dielectric materials such as silicon nitride, aluminum oxide and various titanate compounds and organic high-K dielectric materials such as guanidinium aluminum sulfate hydrate (GASH), employing methods including but not limited to chemical vapor deposition, sputtering, and anodization which are known in the art of microelectronics fabrication.
The present invention provides a method for forming upon a silicon substrate employed within a microelectronics fabrication a composite gate insulation layer comprising a layer of silicon oxide dielectric material formed by thermal oxidation of the silicon substrate, and a layer of high-K dielectric material formed by plasma deposition method. Additional high-K dielectric material may be formed over the substrate if desired. The composite dielectric layer employed provides a dielectrically equivalent gate insulation layer suitable for MOS devices affording the performance, reliability and manufacturability of thermally grown silicon oxide gate insulating layer.
The control of the process parameters for achieving precise values of equivalent silicon oxide dielectric layer thickness is achieved by proper timing of the various process steps and by precise control of the temperature ranges. The optional additional high-K dielectric material affords a greater physical thickness of total dielectric material which improved device reliability while retaining device performance due to the higher dielectric constant of the total dielectric layer.
As is understood by a person skilled in the art, the preferred embodiment of the present invention is illustrative of the present invention rather than limiting of the present invention. Revisions and modifications may be made to materials, structures and dimensions through which is provided the preferred embodiment of the present invention while still providing embodiments which are within the spirit and scope of the present invention, as defined by the appended claims.
Patent | Priority | Assignee | Title |
10199277, | May 18 2012 | United Microelectronics Corp. | Semiconductor process |
10361233, | Aug 04 2011 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k dielectric liners in shallow trench isolations |
10510790, | Aug 04 2011 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k dielectric liners in shallow trench isolations |
6566205, | Jan 11 2002 | Taiwan Semiconductor Manufacturing Company | Method to neutralize fixed charges in high K dielectric |
6620744, | Jan 09 2001 | Sharp Kabushiki Kaisha | Insulating film formation method, semiconductor device, and production apparatus |
6750126, | Jan 08 2003 | Texas Instruments Incorporated | Methods for sputter deposition of high-k dielectric films |
6762114, | Dec 31 2002 | Texas Instruments Incorporated | Methods for transistor gate fabrication and for reducing high-k gate dielectric roughness |
6806145, | Aug 31 2001 | ASM INTERNATIONAL N V | Low temperature method of forming a gate stack with a high k layer deposited over an interfacial oxide layer |
7291568, | Aug 26 2003 | GLOBALFOUNDRIES Inc | Method for fabricating a nitrided silicon-oxide gate dielectric |
7564108, | Dec 20 2004 | Taiwan Semiconductor Manufacturing Company, Ltd.; Taiwan Semiconductor Manufacturing Company, Ltd | Nitrogen treatment to improve high-k gate dielectrics |
7998820, | Aug 07 2007 | Taiwan Semiconductor Manufacturing Company, Ltd.; Taiwan Semiconductor Manufacturing Company, Ltd | High-k gate dielectric and method of manufacture |
8125016, | Jun 27 2002 | Renesas Electronics Corporation | Semiconductor device and its manufacturing method |
8294201, | Aug 07 2007 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k gate dielectric and method of manufacture |
8324118, | Mar 28 2011 | United Microelectronics Corp. | Manufacturing method of metal gate structure |
8426277, | Sep 23 2011 | United Microelectronics Corp. | Semiconductor process |
8440511, | Nov 16 2011 | United Microelectronics Corp. | Method for manufacturing multi-gate transistor device |
8501636, | Jul 24 2012 | United Microelectronics Corp. | Method for fabricating silicon dioxide layer |
8519487, | Mar 21 2011 | United Microelectronics Corp. | Semiconductor device |
8575677, | Jun 27 2002 | Renesas Electronics Corporation | Semiconductor device and its manufacturing method |
8709887, | Aug 26 2003 | GLOBALFOUNDRIES U S INC | Method for fabricating a nitrided silicon-oxide gate dielectric |
8723274, | Mar 21 2011 | United Microelectronics Corp. | Semiconductor device and method for fabricating the same |
8802579, | Oct 12 2011 | United Microelectronics Corp. | Semiconductor structure and fabrication method thereof |
8921238, | Sep 19 2011 | United Microelectronics Corp. | Method for processing high-k dielectric layer |
8951884, | Nov 14 2013 | United Microelectronics Corp. | Method for forming a FinFET structure |
8987096, | Feb 07 2012 | United Microelectronics Corp. | Semiconductor process |
9000568, | Sep 26 2011 | Marlin Semiconductor Limited | Semiconductor structure and fabrication method thereof |
9117878, | Dec 11 2012 | United Microelectronics Corp. | Method for manufacturing shallow trench isolation |
9318370, | Aug 04 2011 | Taiwan Semiconductor Manufacturing Company, Ltd. | High-k dielectric liners in shallow trench isolations |
9478627, | May 18 2012 | United Microelectronics Corp. | Semiconductor structure and process thereof |
Patent | Priority | Assignee | Title |
5712208, | Jun 09 1994 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Methods of formation of semiconductor composite gate dielectric having multiple incorporated atomic dopants |
5821172, | Jan 06 1997 | Advanced Micro Devices, Inc. | Oxynitride GTE dielectrics using NH3 gas |
5827769, | Nov 20 1996 | Intel Corporation | Method for fabricating a transistor with increased hot carrier resistance by nitridizing and annealing the sidewall oxide of the gate electrode |
5891798, | Dec 20 1996 | Intel Corporation | Method for forming a High dielectric constant insulator in the fabrication of an integrated circuit |
5891809, | Sep 29 1995 | Intel Corporation | Manufacturable dielectric formed using multiple oxidation and anneal steps |
5940736, | Mar 11 1997 | Bell Semiconductor, LLC | Method for forming a high quality ultrathin gate oxide layer |
6077751, | Jan 29 1998 | STEAG-AST ELECTRONIK GMBH | Method of rapid thermal processing (RTP) of ion implanted silicon |
6251761, | Nov 24 1998 | Texas Instruments Incorporated | Process for polycrystalline silicon gates and high-K dielectric compatibility |
6261973, | Dec 31 1997 | Texas Instruments Incorporated | Remote plasma nitridation to allow selectively etching of oxide |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 10 2000 | YU, MO-CHIUN | Taiwan Semiconductor Manufacturing Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011033 | /0957 | |
Aug 10 2000 | Taiwan Semiconductor Manufacturing Company | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Oct 07 2005 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Sep 30 2009 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 02 2013 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 30 2005 | 4 years fee payment window open |
Oct 30 2005 | 6 months grace period start (w surcharge) |
Apr 30 2006 | patent expiry (for year 4) |
Apr 30 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 30 2009 | 8 years fee payment window open |
Oct 30 2009 | 6 months grace period start (w surcharge) |
Apr 30 2010 | patent expiry (for year 8) |
Apr 30 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 30 2013 | 12 years fee payment window open |
Oct 30 2013 | 6 months grace period start (w surcharge) |
Apr 30 2014 | patent expiry (for year 12) |
Apr 30 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |