A method and apparatus for fabricating an electroplating mask for the formation of a miniature magnetic pole tip structure. The method incorporates a silylation process to silylate photoresist after creating a photoresist cavity or trench in the electroplating mask. The silylation process is performed after a dry etch of the photoresist. Alternatively, silylation is performed after a lithographic patterning of the trench. As a result of chemical biasing, the vertical side walls of the photoresist layer shift inward creating a narrower trench. The resulting structure formed after electroplating has a width of less than 0.3 micrometers. This structure can be used as a magnetic pole of a thin film head ("TFH") for a data storage device.
|
7. A method of fabricating a submicrometer structure from a multilayer electroplating mask structure that includes a substrate, a seedlayer deposited on said substrate, and a first photoresist layer deposited on said seed-layer, comprising:
lithographically patterning said photoresist layer with an exposure to define a trench having vertical sidewalls; developing said photoresist layer; performing a silylation of said trench to narrow said trench in width; performing an electroplating process to form a submicrometer structure that is coupled to said seedlayer.
5. A method for fabricating a multi-layer electroplating mask for the formation of a submicrometer magnetic structure, the multi-layer electroplating mask including a substrate, a seedlayer deposited on said substrate, and a photoresist layer deposited on said seedlayer, said photoresist layer having a thickness of about 4 micrometers to about 6 micrometers, comprising:
lithographically patterning said photoresist layer with an exposure to define a trench having vertical sidewalls; and performing a silylation of said trench for a predetermined period of time to narrow said trench in width.
1. A method for fabricating a multi-layer electroplating mask for the formation of a submicrometer structure, the multi-layer electroplating mask including a substrate, a seedlayer deposited on said substrate, a first photoresist layer deposited on said seedlayer, a hard mask layer deposited on said first photoresist layer, and a second photoresist layer deposited on said hard mask layer, said first photoresist layer being thicker than said second photoresist layer, comprising:
performing a photoresist etch of said first photoresist layer to define a trench having vertical sidewalls; and after said photoresist etch, performing a silylation of said trench for a predetermined period of time to narrow said trench in width.
11. A method of fabricating a submicrometer structure from a multi-layer electroplating mask structure that includes a substrate, a seedlayer deposited on said substrate, a first photoresist layer deposited on said seedlayer, a hard mask layer deposited on said first photoresist layer, and a second photoresist layer deposited on said hard mask layer, said first photoresist layer being thicker than said second photoresist layer, comprising:
performing a photoresist etch of said first photoresist layer to define a trench having vertical sidewalls; after said photoresist etch, performing a silylation of said trench for a predetermined period of time to narrow said trench in width; and performing an electroplating process to form a submicrometer structure that is coupled to said seedlayer.
2. The method according to
3. The method according to
4. The method according to
developing the second photoresist layer; and etching said hard mask layer.
6. The method according to
prior to said silylation, developing said photoresist layer.
8. The method according to
9. The method according to
removing excess photoresist from said mask after said electroplating.
10. The method according to
12. The method according to
13. The method according to
prior to said photoresist etch, lithographically patterning said second photoresist layer with an exposure; developing the second photoresist layer; and etching said hard mask layer.
14. The method according to
removing excess photoresist from said mask after said electroplating.
15. The method according to
16. The method according to
|
This application claims priority of U.S. provisional Application No. 60/153,074 filed on Sep. 10, 1999, the entirety of which is hereby incorporated by reference.
The present invention is directed to a method and apparatus for forming sub-micrometer structures on a substrate. In one embodiment, these structures can be magnetic poles of thin film heads for data storage devices.
Many electronic products require the construction of miniature metallic structures. An example of such a structure is the second pole tip of a thin film recording head. Conventional processes for the fabrication of magnetic recording heads often comprise a combination of lithographic, deposition, plating, and etching processes. Typical recording heads are formed on Al2O3/TiC ceramic wafers that are eventually formed into sliders that fly over magnetic disks to perform read and write functions.
In a thin film recording head, it is desirable that the width of the pole tip of a second pole piece is made as narrow as possible in order to increase track density, which represents the number of tracks per inch width of the recording medium on which the head writes. The higher the track density, a greater number of bits per a greater area can be stored on the magnetic medium. The effort to produce narrower trackwidths is a constant challenge to the field.
One conventional method of creating pole structures is to fabricate a mask or "resist frame for plating" in conjunction with an electroplating process. For example, a conventional image transfer process to create an anisotropic cavity or trench in a semiconductor device, with the cavity having a seedlayer as the floor, is discussed in U.S. Pat. No. 5,665,251 (the '251 patent) and is shown in FIG. 1.
In
The magnetic pole structure then can be created on the seedlayer 11 in the cavity 16, with the seedlayer providing an electrical path to the structure. A portion 15 of thin resist layer 14 is first removed in steps 101 (exposure to light) and 103 (wet development with an aqueous solution). In step 105, mask layer 13 is etched by a reactive ion etching ("RIE") process. To create the cavity, thick layer 12, typically of polymeric photoresist, is etched (in step 107) using a RIE process. RIE is used to etch the thick layer because RIE can produce highly anisotropic cavities. However, RIE can also damage the underlying seedlayer. To prevent this damage during photoresist etching, a deposition of a protective layer, such as alumina or silicon dioxide, (not shown), can be formed on top of the seedlayer 11. After the creation of the cavity, the protective layer in the bottom of the cavity is removed in a subsequent step which does not damage the seedlayer nor undercut the thick layer. An electro-deposition process (step 109) is used to form a pole structure 18. The remaining thick photoresist layer 12 is then removed by further RIE etching.
It is desirable, however, to improve upon conventional processes, such as the process described above, in order to fabricate narrower pole structures for greater track densities on recording media. Such narrower pole structures preferably would have widths less than about 0.3 micrometers (μm).
In view of the foregoing, it would be desirable to provide a process for the fabrication of sub-micrometer structures on a substrate. According to one embodiment of the present invention, a method for fabricating a multi-layer electroplating mask for the formation of a submicrometer structure is provided. The multi-layer electroplating mask includes a substrate, a seedlayer deposited on the substrate, a first photoresist layer deposited on the seedlayer, a hard mask layer deposited on the first photoresist layer, and a second photoresist layer (or image layer) deposited on the hard mask layer. The first photoresist layer preferably is thicker than said second photoresist layer. The method includes performing a photoresist etch of the first photoresist layer to define a trench having vertical sidewalls. After the photoresist etch, a silylation of the trench is performed for a predetermined period of time to narrow the trench in width. From this electroplating mask, structures, such as magnetic pole pieces, can be formed having widths of less than or equal to 0.3 micrometers. Of course, the present invention can be used to form structures having widths greater than 0.3 micrometers if desired.
According to another embodiment of the present invention, a method for fabricating a multi-layer electroplating mask for the formation of a submicrometer structure is provided. The multi-layer electroplating mask includes a substrate, a seedlayer deposited on the substrate, and a photoresist layer deposited on the seedlayer. The photoresist layer has a thickness of about 4 micrometers to about 6 micrometers. The method comprises lithographically patterning the photoresist layer with an exposure to light to define a trench having vertical sidewalls. A silylation of the trench is performed for a predetermined period of time to narrow the trench in width. From this electroplating mask, structures, such as magnetic pole pieces, can be formed having widths of less than 0.3 micrometers.
Further features and advantages of the invention, as well as the structure and operation of various embodiments of the invention, are described in detail below with reference to the accompanying drawings.
The accompanying drawings, which are incorporated herein and form part of the specification, illustrate, but do not limit, the present invention and, together with the description, further serve to explain the principles of the invention and to enable a person skilled in the pertinent art to make and use the invention.
The present invention pertains to methods and apparatuses for the fabrication of sub-micrometer structures on substrates. For example, the process of the present invention can be used to build an electroplating mask for the formation of a miniature metallic electromagnetic pole tip structure.
The process of the present invention incorporates a silylation process to silylate photoresist after creating a photoresist cavity or trench in the electroplating mask. The silylation process is performed after a dry etch of the photoresist. Silylation causes this trench to narrow in width due to a "chemical biasing effect," a term which refers to the lateral (and, in some cases, vertical) expansion of the photoresist. As a result of chemical biasing, the vertical side walls of the photoresist layer shift inward creating a narrower trench. The resulting structure formed after electroplating is narrower in width (having a width of less than 0.3 micrometers (μm)) than a structure that is formed using a conventional dry etch process (having a minimum width of about 0.4 μm). This structure made according to the invention can be used as a magnetic pole of a thin film head ("TFH") for a data storage device.
A thin seedlayer 51 is deposited on the top surface of substrate 50. Seedlayer 51 can comprise, for example, a magnetic material such as Permalloy (NiFe), that acts as a seedlayer for electroplating. Other conventional magnetic or non-magnetic metallic substances can also be utilized, such as NiFeCo, FeMn, NiMnSb, CoFeB, CoSm, and other metals and alloys. Seedlayer 51 has an initial thickness of about 0.05 to about 0.3 μm.
A thick photoresist layer 52 is deposited on the surface of the seedlayer 51. The photoresist layer 52 can comprise a conventional photoresist or a polymeric substance. Layer 52 has an initial thickness of about 4 to 6 μm.
Optionally, a protective layer (not shown), such as alumina or silicon dioxide, can be formed or deposited on the top surface of seedlayer 51, with photoresist layer 52 being formed on top of the protective layer. The protective layer can be used to prevent damage to the seedlayer which can occur under some etching processes.
A hard mask layer 53 is deposited on photoresist layer 52. Layer 53 can comprise an oxide layer, such as silicon oxide (SiO2), or an Al, Tantalum (Ta), or other metal layer. Layer 53 acts as a hard mask for photoresist etching. A thin, second photoresist layer (or "image layer") 54 is deposited on hard mask layer 53. The term "image layer" is used because patterning is initiated in layer 54, which is about 1.0 μm or less in thickness.
In step 201, the thin photoresist (image) layer 54 is lithographically patterned with a resolution of about 0.3 to 0.4 μm (the current state of the art) under a conventional exposure process to create a well 55. For example, a master mask (not shown) can be imaged with reduction on the thin photoresist layer. The process of the present invention should be equally effective with higher lithographic resolutions due to future improvements in the art.
Next, in step 203, a conventional wet development step (using a conventional developer) is utilized to produce a profile having a substantially horizontal top surface and substantially vertical side surfaces for well 55.
Next, in step 205, a hard mask etch is performed to remove the exposed portion 56 of hard mask layer 53 to further form a trench for plating. Photoresist layer 52 is subjected to a conventional dry etch in step 207. For example, a RIE process can be performed with a plasma etching system to remove a portion of photoresist layer 52 to create an initial trench 60. The RIE process forms straight, vertical sidewalls that initially define the mask profile or trench of mask 40. The RIE process may comprise oxygen-based RIE, or other appropriate processes, depending on the materials used for the photoresist layer and hard mask layer, and seed layer.
Alternatively, an Inductively Coupled Plasma etching ("ICP") technique can be used to perform the photoresist etch of layer 52. An ICP dry etch offers an advantage in that it can be controlled such that no protective layer is necessary to protect the seedlayer. An ICP process differs from an RIE process in that the mechanical and chemical portions of the ICP process can be separately controlled. This separate control allows the ICP process to be less damaging to seed layer.
According to an embodiment of the present invention, trench 60 is then subjected to silylation in step 208. As a result of a "chemical biasing effect," the silylation causes the volume of photoresist layer 52 to increase, which in turn causes this trench to narrow in width. Silylation, which is the replacement of an active hydrogen of a protic material with a substituted silicon atom, provides a straightforward process in which the width of trench 60 can be narrowed in a controllable manner. By performing silylation on the resist, the resist is both hardened and expanded in volume. Silylation can be performed in a conventional manner, such as by a wet/solution-based chemical process or by vapor silylation. For example, the mask can be soaked in an organometallic silylation agent.
For example, mask 40 can be treated with a silylation agent to silylate the vertical edges 62, 64 of the resist layer 52 for a predetermined time. The resulting narrow trench is used as a mask for plating in step 209.
In most conventional processes using a multi-level mask structure, such as described in the '251 patent, silylation is only used to adjust the dimensions of the starting layer (i.e., the thin photoresist or image layer). These conventional processes then use a dry etch to form the vertical sidewalls of the thick photoresist layer. However, the conventional structures formed using dry etch processes have a width of about 0.3 to 0.4 μm and cannot be narrowed further using a dry etching technique. According to the present invention, on the other hand, the dry etch process is completed prior to silylation, so that the vertical sidewalls of the thick photoresist layer can be increased, thereby narrowing the width of the cavity formed. By performing the silylation step after the dry etch is completed, narrow structures, such as narrow magnetic pole pieces can be fabricated in a controlled manner.
In step 209, an electroplating process is performed to form a sub-micrometer structure having a high aspect ratio. For example, in step 209, mask 40 can be placed in a conventional electroplating solution, with current applied to the seed layer so that a NiFe magnetic pole structure is formed within the resist trench. Other conventional electroplating processes also can be utilized.
After formation of the magnetic pole structure, the remaining hard mask and photoresist are stripped in step 211 in a conventional manner. For example, RIE can be used to remove the remaining hard mask layer 53 and photoresist layer 52.
The resulting pole piece 65 has a high aspect ratio, having a height of about 5 μm and a width of less than 0.3 μm.
A second embodiment of the process of the present invention is shown in
In step 401, layer 52 is lithographically patterned with a resolution of about 0.4 μm under a conventional exposure process to create a well 75. In step 403, a conventional wet development step (using a conventional developer) is utilized to produce a profile having a substantially horizontal top surface and substantially vertical side surfaces for well 75 (at least for the major portion of it's height).
In step 408, the electroplating mask is treated with a silylation agent to silylate the vertical edges 72, 74 of the resist layer 52 for a predetermined period of time, based on the desired width of the structure formed under electroplating. For example, the resulting narrow trench can be used as a mask for magnetic pole plating in step 409. The excess photoresist is stripped in step 411. Thus, an advantage of this embodiment of the present invention is that an exposure step can be used to form the mask trench, without having to perform subsequent hard mask or RIE/ICP photoresist etch steps because the silylation process can substantially narrow the trench for plating.
According to a further embodiment of the present invention, a device can be utilized to perform the dry etch (hard mask and photoresist etch) steps and the silylation step to fabricate an electroplating mask. As shown in
In one mode of operation, a robotic handling system 514 in transfer module 510 takes wafers 504 out of a storage cassette 510, which have been loaded from a lock load module 502. The robotic system then loads the wafers into the appropriate processing chamber. In this example, the wafers are pre-formed multi-layer electroplating masks, such as mask 40 in
After the hard mask process, the robotic system then loads the masks into the photoresist etch chamber 530. This vacuum chamber can utilize an ICP or RIE technique to etch a thick photoresist layer of an electoplating mask.
After the photoresist etch is completed, the robotic system then loads the masks into the silylation chamber 540. As discussed above with respect to step 208 of
The device and process of the present invention have several applications. First, the invention can be utilized as a microfabrication technique for plated submicrometer structures. In particular, the invention can be utilized to fabricate electroplating masks used for the formation of magnetic pole tips for read/write heads of data storage devices. The process of the present invention also can be adapted to the formation of micro-electro-mechanical systems ("MEMS") with high aspect ratio structures. In addition, the invention can be used to form noble metal (gold, silver, copper) structures which are difficult in practice to etch anisotropically. Further, the process of the invention can be adapted for the formation of micro-fabricated optics, opto-electronics elements, in particular diffractive optics components.
While the invention has been described in detail and with reference to specific embodiments thereof, it will be apparent to one skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above-described exemplary embodiments.
Patent | Priority | Assignee | Title |
6877213, | Jan 07 2002 | International Business Machines Corporation | Feature size reduction in thin film magnetic head using low temperature deposition coating of photolithographically-defined trenches |
6884566, | Jul 14 2000 | Tokyo Ohka Kogyo Co., Ltd. | Copolymer, photoresist composition, and process for forming resist pattern with high aspect ratio |
6897148, | Apr 09 2003 | Invensas Corporation | Electroplating and electroless plating of conductive materials into openings, and structures obtained thereby |
7355813, | Apr 12 2002 | International Business Machines Corporation | Method of fabricating a narrow projection such as a write pole extending from a substrate |
7413845, | Apr 23 2004 | Hitachi Global Storage Technologies Netherlands B.V. | Elimination of write head plating defects using high activation chemically amplified resist |
7444740, | Jan 31 2005 | Western Digital Technologies, INC | Damascene process for fabricating poles in recording heads |
7521360, | Apr 09 2003 | Invensas Corporation | Electroplating and electroless plating of conductive materials into openings, and structures obtained thereby |
7587811, | Apr 25 2006 | Western Digital Technologies, INC | Method for manufacturing a magnetic write head for perpendicular magnetic data recording |
7785666, | Dec 12 2007 | Western Digital Technologies, INC | Methods for fabricating a magnetic recording device |
8015692, | Nov 07 2007 | Western Digital Technologies, INC | Method for providing a perpendicular magnetic recording (PMR) head |
8018677, | Jan 31 2005 | Western Digital Technologies, INC | Magnetic recording head formed by damascene process |
8021535, | Dec 26 2007 | Western Digital Technologies, INC | Methods for plating write pole shield structures with ultra-thin metal gap seed layers |
8028399, | Dec 16 2007 | Western Digital Technologies, INC | Magnetic write pole fabrication |
8136225, | May 15 2008 | Western Digital Technologies, INC | Method and system for providing a perpendicular magnetic recording head |
8166632, | Mar 28 2008 | Western Digital Technologies, INC | Method for providing a perpendicular magnetic recording (PMR) transducer |
8310785, | May 15 2008 | Western Digital Technologies, INC | Perpendicular magnetic recording head |
8413317, | Nov 12 2010 | Western Digital Technologies, INC | Method for fabricating a structure for a microelectric device |
8625233, | Sep 20 2012 | Western Digital Technologies, INC | System and method for fabricating a magnetic recording pole |
8793866, | Dec 19 2007 | Western Digital Technologies, INC | Method for providing a perpendicular magnetic recording head |
9530443, | Jun 25 2015 | Western Digital Technologies, INC | Method for fabricating a magnetic recording device having a high aspect ratio structure |
Patent | Priority | Assignee | Title |
4209349, | Nov 03 1978 | International Business Machines Corporation | Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching |
4358340, | Jul 14 1980 | Texas Instruments Incorporated | Submicron patterning without using submicron lithographic technique |
4377437, | May 22 1981 | Bell Telephone Laboratories, Incorporated; BELL TELEPHONE LABORATORIES, INCORPORATED, A CORP OF N Y | Device lithography by selective ion implantation |
4377734, | Oct 13 1979 | Mitsubishi Denki Kabushiki Kaisha | Method for forming patterns by plasma etching |
4389482, | Dec 14 1981 | L G SEMICON CO , LTD | Process for forming photoresists with strong resistance to reactive ion etching and high sensitivity to mid- and deep UV-light |
4419809, | Dec 30 1981 | INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY | Fabrication process of sub-micrometer channel length MOSFETs |
4445267, | Dec 30 1981 | International Business Machines Corporation | MOSFET Structure and process to form micrometer long source/drain spacing |
4502914, | Nov 13 1982 | International Business Machines Corporation | Method of making structures with dimensions in the sub-micrometer range |
4504574, | May 26 1982 | U S PHILIPS CORPORATION, A DE CORP | Method of forming a resist mask resistant to plasma etching |
4552833, | May 14 1984 | International Business Machines Corporation | Radiation sensitive and oxygen plasma developable resist |
4601778, | Feb 25 1985 | Motorola, Inc. | Maskless etching of polysilicon |
4613398, | Jun 06 1985 | International Business Machines Corporation; INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NEW YORK | Formation of etch-resistant resists through preferential permeation |
4657845, | Jan 14 1986 | International Business Machines Corporation | Positive tone oxygen plasma developable photoresist |
4690729, | May 03 1985 | Texas Instruments Incorporated | Tapered trench process |
4751170, | Jul 26 1985 | Nippon Telegraph and Telephone Corporation | Silylation method onto surface of polymer membrane and pattern formation process by the utilization of silylation method |
4803181, | Mar 27 1986 | International Business Machines Corporation | Process for forming sub-micrometer patterns using silylation of resist side walls |
4886565, | Feb 10 1988 | Japan Synthetic Rubber Co., Ltd. | Reactive ion etching apparatus |
5599745, | Jun 07 1995 | Micron Technology, Inc | Method to provide a void between adjacent conducting lines in a semiconductor device |
5607542, | Nov 01 1994 | Applied Materials, Inc | Inductively enhanced reactive ion etching |
5665251, | Nov 23 1994 | International Business Machines Corporation | RIE image transfer process for plating |
5788447, | Aug 05 1995 | KOKUSAI ELECTRIC CO , LTD | Substrate processing apparatus |
5792593, | Feb 28 1995 | Micron Technology, Inc. | Method for forming a structure using redeposition of etchable layer |
5825609, | Apr 23 1996 | GLOBALFOUNDRIES Inc | Compound electrode stack capacitor |
5851733, | Sep 12 1994 | Polaris Innovations Limited | Photolithographic pattern generation |
5858621, | Jan 22 1997 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bi-layer silylation process using anti-reflective-coatings (ARC) for making distortion-free submicrometer photoresist patterns |
5863705, | Sep 12 1994 | Polaris Innovations Limited | Photolithographic pattern generation |
5895273, | Jun 27 1997 | International Business Machines Corporation | Silicon sidewall etching |
6100014, | Nov 24 1998 | United Microelectronics Corp. | Method of forming an opening in a dielectric layer through a photoresist layer with silylated sidewall spacers |
6110637, | Dec 20 1990 | Polaris Innovations Limited | Photoresists which are suitable for producing sub-micron size structures |
JP414049, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 08 2000 | Unaxis USA Inc. | (assignment on the face of the patent) | / | |||
Nov 15 2000 | OSTAN, EDWARD | UNAXIS USA INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011451 | /0844 | |
Jan 02 2001 | KOBRIN, BORIS | UNAXIS USA INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011451 | /0844 | |
Jan 26 2009 | OERLIKON USA, INC | PLASMA-THERM, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 022203 | /0740 | |
Mar 29 2013 | PLASMA-THERM, LLC | TD BANK, N A | SECURITY AGREEMENT | 030157 | /0772 | |
Apr 24 2015 | REV-TECH MANUFACTURING SOLUTIONS, LLC | SUNTRUST BANK | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035509 | /0738 | |
Apr 24 2015 | LOGIX TECHNOLOGY HOLDINGS, LLC | SUNTRUST BANK | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035509 | /0738 | |
Apr 24 2015 | PLASMA-THERM IC-DISC, INC | SUNTRUST BANK | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035509 | /0738 | |
Apr 24 2015 | DRYTEK, LLC | SUNTRUST BANK | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035509 | /0738 | |
Apr 24 2015 | PLASMA-THERM, LLC | SUNTRUST BANK | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035509 | /0738 | |
Apr 24 2015 | RAJE TECHNOLOGY GROUP, LLC | SUNTRUST BANK | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035509 | /0738 | |
Jul 28 2015 | TD BANK, N A | PLASMA-THERM, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 036221 | /0402 | |
Nov 21 2018 | LOGIX TECHNOLOGY HOLDINGS, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 048174 | /0001 | |
Nov 21 2018 | HINE AUTOMATION, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047687 | /0357 | |
Nov 21 2018 | PLASMA-THERM IC-DISC, INC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047687 | /0418 | |
Nov 21 2018 | DRYTEK, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 048174 | /0001 | |
Nov 21 2018 | PLASMA-THERM NES, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 048173 | /0954 | |
Nov 21 2018 | REV-TECH MANUFACTURING SOLUTIONS, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 048173 | /0954 | |
Nov 21 2018 | PLASMA-THERM, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 048173 | /0954 | |
Nov 21 2018 | RAJE TECHNOLOGY GROUP, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 048173 | /0954 | |
Nov 21 2018 | SUNTRUST BANK | DRYTEK, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047608 | /0189 | |
Nov 21 2018 | SUNTRUST BANK | PLASMA-THERM IC-DISC, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047608 | /0189 | |
Nov 21 2018 | SUNTRUST BANK | LOGIX TECHNOLOGY HOLDINGS, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047608 | /0189 | |
Nov 21 2018 | SUNTRUST BANK | REV-TECH MANUFACTURING SOLUTIONS, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047608 | /0189 | |
Nov 21 2018 | SUNTRUST BANK | PLASMA-THERM, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047608 | /0189 | |
Nov 21 2018 | SUNTRUST BANK | RAJE TECHNOLOGY GROUP, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047608 | /0189 | |
Apr 27 2020 | RAJE TECHNOLOGY GROUP, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 052679 | /0001 | |
Apr 27 2020 | PLASMA-THERM, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 052679 | /0001 | |
Apr 27 2020 | REV-TECH MANUFACTURING SOLUTIONS, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 052679 | /0001 | |
Apr 27 2020 | PLASMA-THERM, NES, LLC | HSBC BANK USA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 052679 | /0001 | |
Aug 01 2022 | HSBC BANK USA, N A | DRYTEK LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 | |
Aug 01 2022 | HSBC BANK USA, N A | HINE AUTOMATION, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 | |
Aug 01 2022 | HSBC BANK USA, N A | REV-TECH MANUFACTURING SOLUTIONS, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 | |
Aug 01 2022 | HSBC BANK USA, N A | PLASMA-THERM NES, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 | |
Aug 01 2022 | HSBC BANK USA, N A | PLASMA-THERM IC-DISC, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 | |
Aug 01 2022 | HSBC BANK USA, N A | PLASMA-THERM, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 | |
Aug 01 2022 | HSBC BANK USA, N A | RAJE TECHNOLOGY GROUP, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 | |
Aug 01 2022 | HSBC BANK USA, N A | LOGIX TECHNOLOGY HOLDINGS, LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 061070 | /0642 |
Date | Maintenance Fee Events |
Sep 28 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Nov 08 2010 | REM: Maintenance Fee Reminder Mailed. |
Apr 01 2011 | EXPX: Patent Reinstated After Maintenance Fee Payment Confirmed. |
Apr 04 2013 | PMFP: Petition Related to Maintenance Fees Filed. |
May 31 2013 | PMFS: Petition Related to Maintenance Fees Dismissed. |
Jul 25 2013 | PMFP: Petition Related to Maintenance Fees Filed. |
Mar 04 2014 | PMFS: Petition Related to Maintenance Fees Dismissed. |
Mar 12 2014 | M1558: Surcharge, Petition to Accept Pymt After Exp, Unintentional. |
Mar 12 2014 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Mar 12 2014 | PMFP: Petition Related to Maintenance Fees Filed. |
Jul 10 2014 | PMFG: Petition Related to Maintenance Fees Granted. |
Jul 15 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 01 2006 | 4 years fee payment window open |
Oct 01 2006 | 6 months grace period start (w surcharge) |
Apr 01 2007 | patent expiry (for year 4) |
Apr 01 2009 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 01 2010 | 8 years fee payment window open |
Oct 01 2010 | 6 months grace period start (w surcharge) |
Apr 01 2011 | patent expiry (for year 8) |
Apr 01 2013 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 01 2014 | 12 years fee payment window open |
Oct 01 2014 | 6 months grace period start (w surcharge) |
Apr 01 2015 | patent expiry (for year 12) |
Apr 01 2017 | 2 years to revive unintentionally abandoned end. (for year 12) |