A storage subsystem includes a variable-size write buffer that temporarily stores write data received from a host system. The storage subsystem is capable of adjusting the size of the write buffer so as to vary both the performance (e.g., sustained write speed) of the storage subsystem and a risk of data loss. In one embodiment, the storage subsystem implements a command set that enables the host system to directly control the size of the write buffer. The storage subsystem may additionally or alternatively be capable of adjusting the size of the write buffer based on monitored operating conditions, such as the temperature, the stability/consistency of a power signal received from the host system, and/or the elapsed time since the storage subsystem was last powered up.

Patent
   7596643
Priority
Feb 07 2007
Filed
Feb 07 2007
Issued
Sep 29 2009
Expiry
Jun 04 2027
Extension
117 days
Assg.orig
Entity
Large
270
42
all paid
17. A method of handling write operations from a host to a storage subsystem, the method comprising:
receiving, at the storage subsystem, write data from the host system, and storing the write data in a variable-size write buffer implemented in a volatile memory of the storage subsystem;
moving the write data from the write buffer to non-volatile storage of the storage subsystem, and signaling to the host system when the write buffer is available to receive additional write data; and
adjusting a size of the write buffer over time to vary a sustained write speed of the storage subsystem and an associated risk of data loss, so that the size is decreased when the write data is determined to be critical and the size is increased when the write data is determined to be non-critical.
1. A storage subsystem, comprising:
a controller coupled to non-volatile storage, said controller capable of writing data to, and reading data from, the non-volatile storage in response to commands received by the storage subsystem from a host system; and
a volatile memory coupled to the controller, wherein the controller is configured to implement a write buffer in said volatile memory to buffer write data received from the host system on write operations, and to transfer said write data from the write buffer to the non-volatile storage, said buffer memory being capable of receiving data at a higher rate than the non-volatile storage, such that the storage subsystem is capable of receiving write data from the host system at a rate that exceeds a write speed of the non-volatile storage;
wherein the controller is configured to adjust a size of the write buffer in response to commands from the host system so as to vary both a sustained write speed of the storage subsystem and a risk of data loss, such that the size of the write buffer is decreased when said write data is determined to be critical and is increased when said write data is determined to be non-critical.
2. The storage subsystem of claim 1, wherein the controller implements a command set that enables the host system to control the size of the write buffer.
3. The storage subsystem of claim 2, wherein the command set includes standard ATA storage access commands, and includes a non-standard command that enables the host to specify the size of the write buffer.
4. The storage subsystem of claim 2, wherein the command set enables the host system to allocate a relatively large quantity of said buffer memory to individual write operations to increase a sustained write speed of the storage subsystem, and enables the host system to allocate a relatively small quantity of said buffer memory to individual write operations to reduce a risk of data loss.
5. The storage subsystem of claim 2, in combination with a host system configured to cause the controller to vary the size of the write buffer based on a type of data being written to the storage subsystem.
6. The storage subsystem of claim 1, wherein the controller implements a command set that enables the host system to place the storage subsystem into a mode in which the storage subsystem automatically adjusts the size of the write buffer.
7. The storage subsystem of claim 6, wherein the controller automatically adjusts the size of said write buffer based, at least in part, on attributes of write commands received from the host system, the attributes comprising a sector count value.
8. The storage subsystem of claim 6, wherein the command set additionally enables the host system to cause the controller to subdivide the write buffer into multiple blocks that are used to concurrently to handle write operations.
9. The storage subsystem of claim 1, wherein the storage subsystem includes a temperature sensor, and the controller automatically adjusts the size of said write buffer based, at least in part, on a temperature reading from said temperature sensor.
10. The storage subsystem of claim 1, wherein the storage subsystem collects usage statistics reflective of the wear level of the non-volatile storage, and takes said usage statistics into consideration in selecting the size of the write buffer by:
calculating a likelihood of failure of the non-volatile storage from the collected usage statistics reflective of the wear level; and
decreasing the size of the write buffer when the calculated likelihood of failure exceeds a threshold.
11. The storage subsystem of claim 1, wherein the controller automatically adjusts the size of said write buffer based, at least in part, on a consistency of a power signal received from the host system, such that the size of the write buffer is decreased when the supply noise of the power signal exceeds a noise threshold or when the supply level of the power signal drops below a supply level threshold.
12. The storage subsystem of claim 1, wherein the controller automatically adjusts the size of said write buffer based, at least in part, on a length of time that has elapsed since the storage subsystem was last powered up.
13. The storage subsystem of claim 1, wherein the non-volatile storage comprises non-volatile solid state memory devices.
14. The storage subsystem as in claim 1, wherein the controller, non-volatile storage, and volatile memory are housed within a housing that complies with a standard form factor used for memory cards.
15. The storage subsystem as in claim 14, wherein the standard form factor is one of the following: CompactFlash, SecureDigital, PCMCIA, MultiMediaCard, SmartMedia, memory Stick.
16. The storage subsystem of claim 1, wherein the storage subsystem collects usage statistics reflective of the ECC errors detected in the non-volatile storage, and takes said usage statistics into consideration in selecting the size of the write buffer by:
calculating a likelihood of failure of the non-volatile storage from the collected usage statistics reflective of the ECC errors detected in the non-volatile storage; and
decreasing the size of the write buffer when the calculated likelihood of failure exceeds a threshold.
18. The method of claim 17, wherein the step of adjusting the size of the write buffer is performed in response to receiving a non-standard command from the host system, said non-standard command specifying the size of the write buffer.
19. The method of claim 17, wherein the step of adjusting the size of the write buffer is performed by the storage subsystem based, at least in part, on a temperature reading.
20. The method of claim 17, wherein the step of adjusting the size of the write buffer is performed by the storage subsystem based, at least in part, on a consistency of a power signal received from the host system, such that the size of the write buffer is decreased when the supply noise of the power signal exceeds a noise threshold or when the supply level of the power signal drops below a supply level threshold.
21. The method of claim 17, wherein the step of adjusting the size of the write buffer is performed by the storage subsystem based, at least in part, on an elapsed time since the storage subsystem was last powered up.
22. The method of claim 17, wherein the step of adjusting the size of the write buffer is performed based, at least in part, on a type of data being written to the storage subsystem.
23. The method of claim 17, wherein the step of adjusting the size of the write buffer is performed based, at least in part, on an output of a vibration sensor.
24. The method of claim 17, wherein the step of adjusting the size of the write buffer is performed based, at least in part, on data regarding a current wear level of the non-volatile storage, such that the size of the write buffer is decreased when the current wear level exceeds a threshold.
25. The method of claim 17, wherein the host system determines whether the write data is critical or non-critical.

1. Field of the Invention

The present invention relates to storage subsystems. More specifically, the present invention relates to buffers used to transfer data between a host computer system and a storage subsystem.

2. Description of the Related Art

With increasing memory capacity, a mixture of information (e.g., program files, setup files, user data, etc.) can be conveniently stored on a single storage subsystem such as an advanced technology attachment (ATA) flash disk or a removable flash memory card. Data is commonly transferred to the storage subsystem from a host system through the use of a buffer, which temporarily stores the data while it is being written to non-volatile storage. The buffer uses volatile memory that is faster than the non-volatile storage of the subsystem, enabling the subsystem to receive write data at a transfer rate that exceeds the write speed of the non-volatile storage. If power is lost after the host finishes writing to the subsystem but before the data is fully written to non-volatile storage, the host may treat the write operation as successful, even though it is not.

The mixture of information written to a storage subsystem through the buffer may include critical data, such as financial data or executable files. Reliability of the transfer in these situations is typically more important than the speed of the transfer. On the other hand, when the storage subsystem is used to transfer and store non-critical data such as video and audio data, performance is typically critical. Unfortunately, existing storage subsystems do not provide an efficient and effective mechanism for managing the tradeoff between performance and the risk of data loss.

A storage subsystem is disclosed that includes a variable-size write buffer that temporarily stores write data received from a host system as such data written to the subsystem's non-volatile storage. The storage subsystem is capable of adjusting the size of the write buffer so as to vary both the performance (e.g., sustained write speed) of the storage subsystem and the risk of data loss. In one embodiment, the storage subsystem implements a command set that enables the host system to directly control the size of the write buffer. Thus, for example, the host system may set the write buffer to a relatively large size (to optimize performance) when transferring non-critical data, and to a relatively small size (to reduce the risk of data loss) when transferring mission critical data. The storage subsystem may additionally or alternatively be capable of adjusting the size of the write buffer based on monitored operating conditions, such as the temperature, the stability/consistency of a power signal received from the host system, and/or the elapsed time since the storage subsystem was last powered up. The storage subsystem may be implemented as a memory card or drive that plugs into a slot, or attaches to an external or internal port, of the host system.

Neither this summary nor the following detailed description purports to define the invention. The invention is defined by the claims.

Systems and methods which embody the various features of the invention will now be described with reference to the following drawings, in which:

FIG. 1 is a block diagram illustrating a host system linked to a storage subsystem with a configurable write buffer according to one embodiment of the invention.

FIG. 2 illustrates a power-up sequence implemented by the storage subsystem.

FIG. 3 illustrates an embodiment in which the storage subsystem includes a temperature sensor that is used to configure the buffer.

The following description is intended to illustrate specific embodiments of the invention, and not to limit the invention. Thus, nothing in this detailed description is intended to imply that any particular feature, characteristic or component is essential to the invention. The invention is defined only by the claims.

I. Overview

FIG. 1 is a block diagram illustrating a host system 110 connected to a storage subsystem 112 with a programmable/configurable buffer memory 126 according to one embodiment of the invention. The host system 110 may, for example, be a portable computer, a workstation, a router, a blade server, a military system, a flight computer, or any other type of computing device. The host system 110 stores data on the storage subsystem 112, and may provide operating system functionality and a boot process for the storage subsystem 112. The host system 110 executes a driver program 113 that provides functionality for communicating with the storage subsystem 112, such as by issuing commands in accordance with an ATA or other standard. In certain embodiments, the driver 113 may communicate with, or be part of, one or more software applications that are specifically configured to use the storage subsystem 112. The storage subsystem 112 may be in the form of a detachable device, such as a solid-state memory card that plugs into a slot or external port of the host system 110 and complies with one or more of the following specifications: CompactFlash, PCMCIA, SmartMedia, MultiMediaCard, SecureDigital, Memory Stick, ATA/ATAPI, PCI Express, PCI Mezzanine Card, and AdvancedTCA Mezzanine Card.

The storage subsystem 112 comprises a controller 114, a buffer memory 126, and non-volatile storage 116. Although shown as separate blocks in FIG. 1, the buffer memory 126 may be internal to, or part of the same integrated circuit as, the controller 114. The buffer memory 126 is implemented using an array of volatile solid-state memory devices, such as static random access memory devices. The non-volatile storage 116 is preferably implemented using solid-state memory devices, but may additionally or alternatively be implemented using magnetic disk drives, volatile memory devices (e.g., DRAM or SRAM) backed up by battery, or another type of storage device. The buffer memory 126 operates faster than the non-volatile storage 116, and compensates for differences in the transfer rate of data sent by host system 110 and the rate at which this data is written to the non-volatile storage 116. As illustrated, the buffer memory 126 in the illustrated embodiment is arranged into multiple 512-byte sectors, although sectors of a larger or smaller size (e.g., 128 bytes, 256 bytes, or 1024 bytes) may alternatively be used.

As is conventional, the controller 114 is configured to write data to, and read data from, the non-volatile storage 116 in response to commands from the host 110. In one embodiment, the controller 114 is an ATA flash disk controller that executes a firmware program which embodies the various buffer configuration features described herein. Some or all of the functions of the controller 114 may alternatively be fully automated in application-specific circuitry such that no firmware is needed. The controller 114 is typically implemented as a single integrated circuit device, but may alternatively comprise multiple distinct devices.

The non-volatile storage 116 is subdivided into a user data area 117 and a restricted area 119. The user data area 117 is read/write accessible via standard (e.g. ATA) access commands, and is used by the controller 114 to implement a conventional file system (e.g., FAT16 or FAT32). Thus, the user data area 117 is available to host applications and the host operating system to store files 142. The restricted memory area 119 is preferably accessible only via one or more non-standard or “vendor-specific” commands, and thus is not exposed to the host's operating system and applications. Stated differently, the standard memory access command codes used to access the subsystem's user data memory area 117 do not provide access to the restricted area 119. As described below, the restricted area 119 is used to store configuration and control information, including information regarding the current configuration of the buffer memory 126. In other embodiments of the invention, the restricted memory area 119 may be omitted; for example, the restricted memory area may be replaced by an internal magnetic disk drive.

In the illustrated embodiment, the buffer memory 126 has two read/write ports 136 and 138 to efficiently move data between the host system 116 and the non-volatile storage 116. The ports 136 and 138 provide data channels between the buffer memory 126 and data management portions 128 and 130 of the subsystem's controller 114. Additional read/write ports may be included; for example, a quad port SRAM may be used. In the embodiment shown, the controller 114 includes a host data manager 128 responsible for moving data to and from the host 110. The host data manager 128 accesses the buffer memory 126 via one of the read/write ports 136. The controller 114 also includes a storage data manager 130 responsible for moving data to and from the non-volatile storage 116 via the other read/write port 138. The storage data manager 130 may also be configured for striping data across the non-volatile storage 116 or sending the data across multiple storage read/write ports. The host data manager 128 and storage data manager 130 may be implemented in state machine logic.

In some embodiments, the controller 114 may also use the buffer memory 126 to implement a read buffer during read operations from the host. Alternatively, a separate, dedicated read buffer may be provided.

During a write operation, the controller 114 initially writes the data received from the host 110 to the buffer memory 126, and then moves this data from the buffer memory 126 to the non-volatile storage 116. Because the buffer memory 126 has at least two ports, the controller 114 can write to one block of the buffer memory 126 while moving data from another block of the buffer memory 126 to the non-volatile storage 116. If no buffer memory is currently available, the controller 114 asserts a BUSY signal to the host 110 to prevent the host from sending additional write data. Thus, the controller 114 uses the BUSY signal to regulate the rate at which write data is received from the host 110.

In accordance with the invention, the controller 114 is capable of adjusting the amount of buffer memory 126 that is available to buffer write data. This is preferably accomplished by adjusting the size of a write buffer 135 implemented in the buffer memory 126. For example, to maximize the sustained rate at which data is written to the storage subsystem 112, the controller 114 can set the write buffer 135 to its maximum size, so that most or all of the buffer memory 126 is available for buffering write data. This setting optimizes performance, but increases the risk of data loss by increasing the amount of uncommitted data that can be stored in the volatile buffer memory 126 at a time. (“Uncommitted data” refers to write data that has not yet been written from the buffer memory to the subsystem's non-volatile storage 116; such data is ordinarily lost from the storage subsystem if power is lost.) Thus, to reduce the risk of data loss (at the expense of a reduced sustained data transfer rate), the controller 114 can set the buffer size to be less than its maximum size.

In the preferred embodiment, the controller 114 adjusts the buffer size in response to special (non-standard) commands received from the host system 110. Specifically, the storage subsystem 112 implements a vendor-specific command that enables the host 110 to specify the buffer size in terms of the number of 512-byte sectors it includes. For instance, if the buffer memory 126 has sixteen sectors that can be used for buffering write data, there will be sixteen possible settings (1, 2, 3 . . . 16 sectors) for the buffer size. In other embodiments, the size of the write buffer may be specified in terms of a number of bytes, an address range, a set of address ranges, or some other measure. Further, as mentioned above, sectors of a different size may be used.

Thus, for example, when writing relatively important data to the storage subsystem 112, the host 110 may set the buffer size to a relatively small value. By doing so, the host can place an upper limit on the amount of uncommitted write data stored in the write buffer 135 at a time, and can thus limit the amount of data that will be lost if a power loss or other failure occurs. For other types of data, such as video or audio streams, the host may make the write buffer relatively large to maximize throughput.

As discussed below, in some embodiments, the controller 114 may additionally or alternatively adjust the buffer size based on monitored operating conditions, such as the temperature of the storage subsystem 112, the stability of the power signal received from the host 110, and/or the frequency with which ECC errors are detected. Thus, in some embodiments, the storage subsystem 112 may not enable the host 110 to control the size of the buffer.

In the preferred embodiment, the storage subsystem's command set also enables the host 110 to effectively subdivide the write buffer 135 into multiple equal-size blocks 137. Each block preferably consists of a whole number of 512-byte sectors. For example, if the buffer size is set to eight and the block size is set to two, the write buffer will be subdivided into four blocks, each of which consists of two sectors. In the example configuration shown in FIG. 1, the buffer size is set to four sectors, and the block size is two.

When or shortly after a block 137 becomes full during a write operation, the controller 114 begins moving its contents to non-volatile storage 116. If the write buffer 135 consists of a single block (i.e., the block size is equal to the buffer size), the controller asserts the BUSY signal during this move operation so that no additional write data is received from the host until the move is complete. On the other hand, if the write buffer 135 contains multiple blocks 137, the storage subsystem/controller can receive write data into one block while moving write data from another block to non-volatile storage 116.

The controller 114 preferably writes data to the blocks 137, and moves data from the blocks, in a circular fashion. The allocation of write data to particular blocks 137 occurs transparently to the host. Setting the block size to a relatively small value (e.g., one sector) generally reduces the delay between the receipt of data into the write buffer 135 and the movement of such data to non-volatile storage 116. Setting the block size to a relatively large value generally reduces the data transfer delay between the host system 110 and the receipt of data into the write buffer 135.

The storage subsystem 112 may alternatively be implemented without subdividing the write buffer 135 into multiple blocks. In addition, the storage subsystem can be implemented such that the number of blocks, and/or the size of each block, is fixed.

The controller 114 preferably implements multiple modes of operation that define how the buffer size, or the buffer size and block size, can be varied. These modes may, for example, include Automatic Mode, Host Set Mode, and Monitor Mode, as discussed below, although these particular modes are not required. The host system 110 can place the storage subsystem into a desired mode using a vendor-specific command.

As illustrated, the restricted memory area 119 of the storage subsystem 112 preferably stores buffer control parameters 140 that indicate the current configuration of the write buffer, including, e.g., the buffer size and block size settings and/or the current mode setting. This enables the controller 114 to restore these settings when the subsystem 112 is powered up. The controller 114 may also effectively cache the buffer control parameters in its register storage. In one embodiment, the control parameters 140 are stored in a restricted 512-byte block of the non-volatile storage 116 in a preconfigured location and format known to the controller 114. The host system 110 may execute software, such as the driver 113, that is configured to use the appropriate vendor-specific command or commands to control the configuration of the write buffer 135 and the associated mode of operation.

The restricted memory area 119 may also be used by the controller 114 to store other types of control information. For example the restricted memory area 119 may store firmware executed by the controller 114, security information for controlling access to the user data area 117, and/or wear level data reflective of the wear level of each sector of the non-volatile storage 116.

FIG. 2 is a flow chart illustrating generally how the storage subsystem 112 configures and uses the buffer memory 126 when connected to a host 110. First, in step 201, a subsystem 112 containing buffer control parameters 140 in its restricted memory area 119 is connected to a host system 110. For example, if the subsystem 112 is a USB-based flash memory drive, the flash drive may be connected to a USB port of the host system 110. Next, in step 202, when the storage subsystem 112 powers up, the controller 114 reads the buffer control parameters 140 from the non-volatile storage 116. The controller 114 thereafter maintains the retrieved buffer control parameters 140 in volatile register storage, and uses the buffer memory 126 to cache write data in accordance with these settings.

II. Modes

This section describes one example of a set of modes that may be implemented by the storage subsystem 112 to flexibly control how the buffer memory 126 is configured and used. As will be recognized, the subsystem 112 can be implemented without these modes.

When in Automatic Mode, the controller 114 automatically adjusts the block size (transparently to the host) based on the transfer command received from the host system 110. The storage subsystem 112 may thus advantageously internally adjust the block size to increase the speed of the data transfer between the host system 110 and the storage subsystem 112, and to optimize the data transfer rate/data integrity tradeoff accordingly.

More specifically, if the host uses a conventional Sector Count Register value to specify the transfer size, the controller 114 may use this value to select the appropriate block size for the transfer. For instance, if the Sector Count Register field is set to “02h” in the command, the controller 114 would use a block size of two. If, however, the host write command indicates a transfer of six sectors (e.g. the Sector Count Register field is “06h”), the controller 114 would set the block size to six sectors. The controller may also appropriately adjust the buffer size to accommodate the changes in block size.

Using the Host Set Mode, the host system 110 can set or change the buffer size and block size. The host system 110 may, for example, adjust these parameters based on the conditions surrounding the host system 110, such as the criticality of the data being stored and/or the susceptibility of the subsystem 112 to power loss or other failure. As one example of how susceptibility to failure can be used, the host 110 may maintain a log of events in which the subsystem 112 is connected and disconnected. The host may then use this log to calculate a probability that the subsystem will be disconnected from the host during a write operation, and may use this probability value to configure the buffer so as to stay within a pre-specified risk level.

The storage subsystem 112 may be placed in the Host Set Mode using a vendor-specific command that includes a first field to designate the buffer mode, and which includes two additional fields that specify the buffer size and block size, respectfully, when the Host Set Mode is specified by the first field. These settings are recorded persistently via the buffer control parameters 140, and are used until changed via another vendor-specific command.

By way of example, suppose that the host issues a write command with the Sector Count Register field set to “04h,” and the storage subsystem 112 is operating in the Host Set Mode. If the block size is set to two and the buffer size is set to four or more, the subsystem will use two 2-sector blocks to handle the transfer. If, on the other hand, both the block size and the buffer size are set to two, the subsystem will use a 2-sector block to handle the first half of the transfer, and will then use the same 2-sector block to handle the second half of the transfer.

The Host Set Mode may be used to manage the risk of data loss. For example, in a heart monitoring log application, the subsystem 112 may store heart monitoring data from a heart monitoring host system 110, and that data may be read and analyzed by a separate personal computer system (not shown). With the surrounding conditions of battery operation, possibility of power loss, and the transfer of critical data, the host system 110 may set the buffer size to one sector so that the amount of uncommitted heart monitoring data in the write buffer at any give time will be relatively small. When heart monitor logging is completed, the storage subsystem 112 may then be connected to the personal computer system for data analysis. The new conditions surrounding the personal computer system are typically a low probability of data loss, mostly read operations with very few write operations, and large amounts of data being read. Consequently, the host may increase the size of the write buffer to enable writes to occur at higher speeds.

When in the Monitor Mode, the subsystem's controller 114 can automatically adjust the buffer parameters based on data reflective of whether a power loss or other failure will likely occur. For example, the controller 114 may select the appropriate buffer size (and optionally block size) based on any one or more of the following: (a) the temperature of the storage subsystem, (b) the length of time that the subsystem 112 has been powered up, (c) the average length of time that the subsystem 112 remains powered up; (d) the length of time since the last power signal anomaly was detected, (e) the percentage of time in which the power signal has been anomalous since the last power-up; (f) the percentage of time spent executing write operations since the last power-up; (g) the percentage of sectors in which ECC errors have been detected on read operations, (h) the output of an internal shock or vibration sensor, (i) usage statistics reflective of the wear state, and thus the expected remaining life, of the non-volatile memory array, as generated, e.g., as described in U.S. patent application Ser. No. 11/429,936, filed May 8, 2006, the disclosure of which is hereby incorporated by reference. The controller 114 may maintain these and other types of data in the restricted memory area 119, and may analyze the collected data to predict likelihoods of failure. When the risk of a failure is relatively high, a relatively small buffer size may be used. When the risk of a failure is relatively low, a relatively large buffer size may be used.

For example, as depicted in FIG. 3, the controller 114 may adjust the buffer size based partly or wholly on temperature readings taken from a temperature sensor 160 incorporated into the subsystem 112. The temperature sensor 160 may be connected to an analog-to-digital converter 162 of the controller 114 as shown, or to an external analog-to-digital converter. The subsystem controller 114 may, for example, decrease the buffer size when the temperature of the storage subsystem 112 exceeds 80 degrees Celsius, which may be indicative of an increased likelihood of system failure.

As another example, the controller 114 may monitor power conditions, and may adjust the buffer size based on power supply noise or level thresholds indicative of potential power loss. For example, the controller 114 may decrease the buffer size when the power supply noise measurements exceed 100 mV, or when the power signal drops below some threshold.

As another example, in some embodiments the storage subsystem 112 may include a battery that is used as a backup power source such that write operations can be completed if power from the host is lost. In these embodiments, the controller 114 may adjust the buffer size based on the charge status of the battery. For example, the controller 114 may decrease the buffer size when the battery's charge level falls below a selected threshold.

As yet another example, the storage subsystem 112 may adjust the buffer size to match the cluster size (the minimum size block of data that a file system can write) of the host system data partition for optimized synchronization with the host system's 110 file system. Specifically, the controller 114 may read the formatted partition information of the host system to determine the cluster size value, and then set the buffer size of the subsystem accordingly. For example, the if the cluster size of a host system 110 drive is 4096 bytes, then the controller 114 may set the buffer size to eight sectors, or 4096(=8×512) bytes.

In other embodiments, the controller 114 may adjust the buffer size based on a combination of environmental and system variables. For example, the controller 114 may decrease the buffer size when the temperature increases beyond a given threshold, the power supply noise exceeds a given threshold, or both the temperature and power supply noise exceed some lower thresholds. Further, the controller 114 may use a number of different factors (such as those enumerated above) to calculate a probability of power loss, and may then use this probability value to select an appropriate buffer size.

III. Physical Construction and Configuration

Some additional details of specific embodiments of the storage subsystem 112 will now be described with reference to FIG. 1. As mentioned above, the storage subsystem 112 may be a solid-state memory card or drive that plugs into a slot or port of the host system 110, and may comply with one of the following card specifications: CompactFlash, PCMCIA, SmartMedia, MultiMediaCard, SecureDigital, Memory Stick, ATA/ATAPI, PCI Express, PCI Mezzanine Card, and AdvancedTCA Mezzanine Card. The storage subsystem 112 may also have a housing and signal interface that complies with one of the following specifications: sub 1 inch hard disk drive, 1.8 inch hard disk drive, 2.5 inch hard disk drive and 3.5 inch hard disk drive. A custom form factor and/or signal interface may alternatively be used. Although the storage subsystem 112 typically includes a physical connector for attaching to the host 110, the storage subsystem 112 may alternatively communication with the host via a wireless interface such as Bluetooth or IEEE-802.11.

In one embodiment, the controller 114 comprises an ATA flash disk controller that executes firmware. The firmware executed by the controller 114 embodies functionality for implementing the features described herein, including providing access to the restricted memory area 119 via vendor-specific commands. The controller 114 may alternatively be implemented in-whole or in-part as an ASIC, FPGA, or other device, which may but need not execute firmware.

The non-volatile storage 116 may, but need not, be implemented using NAND memory components. The non-volatile storage 116 may comprise a plurality of solid-state storage devices coupled to the controller 114. The non-volatile storage 116 may comprise, for example, flash integrated circuits, Chalcogenide RAM (C-RAM), Phase Change Memory (PC-RAM or PRAM), Programmable Metallization Cell RAM (PMC-RAM or PMCm), Ovonic Unified Memory (OUM), Resistance RAM (RRAM), NAND memory, NOR memory, EEPROM, Ferroelectric Memory (FeRAM), or other discrete NVM chips. The solid-state storage devices may be physically divided into blocks, pages and sectors, as is known in the art. As mentioned above, other forms of non-volatile storage (e.g., battery backed-up volatile DRAM or SRAM devices, magnetic disk drives, etc.) may additionally or alternatively be used.

All possible combinations of the various features and characteristics described herein are contemplated, and are intended to fall within the scope of this disclosure.

The foregoing embodiments have been presented by way of example only, and are not intended to be limiting. Indeed, the novel features described herein may be embodied in a variety of other forms, including forms that do not provide all of the benefits described herein. Furthermore, various omissions, substitutions and changes in the form of the disclosed features may be made without departing from the invention, which is defined by the accompanying claims.

Diggs, Mark S., Merry, Jr., David E.

Patent Priority Assignee Title
10013174, Sep 30 2015 Western Digital Technologies, Inc.; Western Digital Technologies, INC Mapping system selection for data storage device
10025712, Mar 28 2011 SanDisk Technologies, Inc Power-safe data management system
10048875, Sep 21 2010 SanDisk Technologies, Inc System and method for managing access requests to a memory storage subsystem
10049037, Apr 05 2013 SanDisk Technologies LLC Data management in a storage system
10055171, Mar 15 2013 Western Digital Technologies, Inc. Compression and formatting of data for data storage systems
10055345, Oct 17 2012 SanDisk Technologies, Inc Methods, devices and systems for solid state drive control
10061696, Mar 19 2014 SanDisk Technologies, Inc Partial garbage collection for fast error handling and optimized garbage collection for the invisible band
10079048, Mar 24 2009 SanDisk Technologies, Inc Adjusting access of non-volatile semiconductor memory based on access time
10109352, Sep 04 2013 SanDisk Technologies, Inc Data retention flags in solid-state drives
10114557, May 30 2014 SanDisk Technologies LLC Identification of hot regions to enhance performance and endurance of a non-volatile storage device
10126981, Dec 14 2015 Western Digital Technologies, Inc. Tiered storage using storage class memory
10140067, Dec 19 2013 Western Digital Technologies, INC Data management for data storage device with multiple types of non-volatile memory media
10146448, May 30 2014 SanDisk Technologies LLC Using history of I/O sequences to trigger cached read ahead in a non-volatile storage device
10162748, May 30 2014 SanDisk Technologies LLC Prioritizing garbage collection and block allocation based on I/O history for logical address regions
10168905, Jun 07 2017 International Business Machines Corporation Multi-channel nonvolatile memory power loss management
10216574, Oct 24 2012 SanDisk Technologies, Inc Adaptive error correction codes for data storage systems
10254983, Mar 15 2013 SanDisk Technologies, Inc Atomic write command support in a solid state drive
10289168, Jun 07 2013 SanDisk Technologies, Inc Component placement within a solid state drive
10372613, May 30 2014 SanDisk Technologies LLC Using sub-region I/O history to cache repeatedly accessed sub-regions in a non-volatile storage device
10379755, May 22 2012 SanDisk Technologies, Inc System data storage mechanism providing coherency and segmented data loading
10387303, Aug 16 2016 SanDisk Technologies, Inc Non-volatile storage system with compute engine to accelerate big data applications
10389381, Mar 15 2013 Western Digital Technologies, Inc. System and method for dynamic scaling of LDPC decoder in a solid state drive
10417123, May 16 2013 SanDisk Technologies, Inc Systems and methods for improving garbage collection and wear leveling performance in data storage systems
10444998, Oct 24 2013 SanDisk Technologies, Inc Data storage device providing data maintenance services
10459644, Oct 28 2016 SanDisk Technologies, Inc Non-volatile storage system with integrated compute engine and optimized use of local fast memory
10481809, Sep 24 2015 SanDisk Technologies, Inc Read disturb compensation using weighted programming patterns
10496535, Mar 28 2011 SanDisk Technologies, Inc Power-safe data management system
10545819, Mar 12 2013 SanDisk Technologies, Inc Soft-decision input generation for data storage systems
10565123, Apr 10 2017 SanDisk Technologies, Inc Hybrid logical to physical address translation for non-volatile storage devices with integrated compute module
10656840, May 30 2014 SanDisk Technologies LLC Real-time I/O pattern recognition to enhance performance and endurance of a storage device
10656842, May 30 2014 SanDisk Technologies LLC Using history of I/O sizes and I/O sequences to trigger coalesced writes in a non-volatile storage device
10740231, Nov 20 2018 SanDisk Technologies, Inc Data access in data storage device including storage class memory
10761777, Dec 14 2015 Western Digital Technologies, Inc. Tiered storage using storage class memory
10769062, Oct 01 2018 SanDisk Technologies, Inc Fine granularity translation layer for data storage devices
10942656, May 22 2012 SanDisk Technologies, Inc System data storage mechanism providing coherency and segmented data loading
10951233, Mar 15 2013 SanDisk Technologies, Inc System and method for decoding iterations and dynamic scaling
10956071, Oct 01 2018 SanDisk Technologies, Inc Container key value store for data storage devices
11016905, Nov 13 2019 SanDisk Technologies, Inc Storage class memory access
11074125, Mar 12 2013 SanDisk Technologies, Inc Data storage system and method for decoding data based on extrapolated flipped-bit data
11079938, Jan 28 2016 Weka.IO Ltd. Congestion mitigation in a distributed storage system
11169918, Nov 20 2018 SanDisk Technologies, Inc Data access in data storage device including storage class memory
11249921, May 06 2020 SanDisk Technologies, Inc Page modification encoding and caching
11294592, Jan 09 2018 Alibaba Group Holding Limited Method and device for data processing, and computer device
11543974, May 22 2012 SanDisk Technologies, Inc System data storage mechanism providing coherency and segmented data loading
11698750, Oct 04 2021 SanDisk Technologies LLC Smart re-use of parity buffer
8127103, Jul 30 2008 Hitachi, Ltd. Storage apparatus, memory area managing method thereof, and flash memory package
8245101, Dec 27 2007 SanDisk Technologies LLC Patrol function used in flash storage controller to detect data errors
8312207, May 08 2006 SanDisk Technologies, Inc Systems and methods for measuring the useful life of solid-state storage devices
8365041, Mar 17 2010 SanDisk Technologies LLC MLC self-raid flash data protection scheme
8386700, Dec 27 2007 SanDisk Technologies LLC Flash memory controller garbage collection operations performed independently in multiple flash memory groups
8473814, Mar 17 2010 SanDisk Technologies LLC MLC self-RAID flash data protection scheme
8484533, Mar 17 2010 SanDisk Technologies LLC MLC self-RAID flash data protection scheme
8484534, Mar 17 2010 SanDisk Technologies LLC MLC self-RAID flash data protection scheme
8495757, Apr 22 2010 Hewlett-Packard Development Company, L.P. System and method for placing an electronic apparatus into a protected state in response to environmental data
8533384, Dec 27 2007 SanDisk Technologies LLC Flash memory controller garbage collection operations performed independently in multiple flash memory groups
8549236, Dec 15 2006 Western Digital Technologies, INC Storage subsystem with multiple non-volatile memory arrays to protect against data losses
8595392, Jul 07 2011 Renesas Electronics Corporation USB device controller and power control method thereof
8621137, Dec 27 2007 SanDisk Technologies LLC Metadata rebuild in a flash memory controller following a loss of power
8621138, Dec 27 2007 SanDisk Technologies LLC Flash storage controller execute loop
8701064, Mar 17 2011 Fujitsu Limited Timing error removing method and design support apparatus
8707096, Oct 12 2011 Hitachi, Ltd. Storage system, data backup method, and system restarting method of a storage system incorporating volatile and nonvolatile memory devices
8738841, Dec 27 2007 SanDisk Technologies LLC Flash memory controller and system including data pipelines incorporating multiple buffers
8751755, Dec 27 2007 SanDisk Technologies LLC Mass storage controller volatile memory containing metadata related to flash memory storage
8762620, Dec 27 2007 SanDisk Technologies LLC Multiprocessor storage controller
8775717, Dec 27 2007 SanDisk Technologies LLC Storage controller for flash memory including a crossbar switch connecting a plurality of processors with a plurality of internal memories
8775847, Dec 14 2010 Memory Technologies LLC Method and apparatus to boost mass memory performance given power supply availability
8793543, Nov 07 2011 SanDisk Technologies LLC Adaptive read comparison signal generation for memory systems
8891303, May 30 2014 SanDisk Technologies LLC Method and system for dynamic word line based configuration of a three-dimensional memory device
8898373, Jun 29 2011 SanDisk Technologies, Inc System and method for improving wear-leveling performance in solid-state memory
8909982, Jun 19 2011 SanDisk Technologies LLC System and method for detecting copyback programming problems
8910020, Jun 19 2011 SanDisk Technologies LLC Intelligent bit recovery for flash memory
8917471, Oct 29 2013 Western Digital Technologies, INC Power management for data storage device
8924815, Nov 18 2011 SanDisk Technologies LLC Systems, methods and devices for decoding codewords having multiple parity segments
8938658, Nov 07 2011 SanDisk Technologies LLC Statistical read comparison signal generation for memory systems
8954653, Jun 26 2012 SanDisk Technologies, Inc Mechanisms for efficient management of system data in data storage systems
8954655, Jan 14 2013 SanDisk Technologies, Inc Systems and methods of configuring a mode of operation in a solid-state memory
8954694, Nov 15 2012 SanDisk Technologies, Inc Methods, data storage devices and systems for fragmented firmware table rebuild in a solid state drive
8954822, Nov 18 2011 SanDisk Technologies LLC Data encoder and decoder using memory-specific parity-check matrix
8954826, Nov 18 2011 SANDISK ENTERPRISE IP LLC Systems, methods and devices for multi-tiered error correction
8959282, Dec 27 2007 SanDisk Technologies LLC Flash storage controller execute loop
8959283, Dec 27 2007 SanDisk Technologies LLC Flash storage controller execute loop
8959284, Jun 28 2010 Western Digital Technologies, INC Disk drive steering write data to write cache based on workload
8959416, Dec 16 2011 SanDisk Technologies, Inc Memory defect management using signature identification
8966205, May 10 2012 SanDisk Technologies, Inc System data management using garbage collection and hybrid self mapping
8966339, Dec 18 2012 SanDisk Technologies, Inc Decoder supporting multiple code rates and code lengths for data storage systems
8966343, Aug 21 2012 SanDisk Technologies, Inc Solid-state drive retention monitor using reference blocks
8972655, Jan 21 2013 Western Digital Technolgies, Inc.; Western Digital Technologies, INC Initialization of a storage device
8972826, Oct 24 2012 SanDisk Technologies, Inc Adaptive error correction codes for data storage systems
8977804, Nov 21 2011 Western Digital Technologies, INC Varying data redundancy in storage systems
8984247, May 10 2012 SanDisk Technologies, Inc Storing and reconstructing mapping table data in a data storage system
8990668, Mar 14 2013 SanDisk Technologies, Inc Decoding data stored in solid-state memory
9003264, Dec 31 2012 SanDisk Technologies LLC Systems, methods, and devices for multi-dimensional flash RAID data protection
9007841, Oct 24 2013 SanDisk Technologies, Inc Programming scheme for improved voltage distribution in solid-state memory
9007854, Dec 09 2013 Western Digital Technologies, INC Method and system for optimized soft decoding in a data storage device
9009566, Sep 12 2012 Macronix International Co., Ltd. Outputting information of ECC corrected bits
9009576, Mar 15 2013 SanDisk Technologies LLC Adaptive LLR based on syndrome weight
9013920, Apr 03 2013 Western Digital Technologies, INC Systems and methods of write precompensation to extend life of a solid-state memory
9021168, Sep 06 2011 Western Digital Technologies, Inc. Systems and methods for an enhanced controller architecture in data storage systems
9021192, Sep 21 2010 Western Digital Technologies, Inc. System and method for enhancing processing of memory access requests
9021339, Nov 29 2012 Western Digital Technologies, INC Data reliability schemes for data storage systems
9026716, May 12 2010 Western Digital Technologies, Inc.; Western Digital Technologies, INC System and method for managing garbage collection in solid-state memory
9032271, Dec 07 2012 SanDisk Technologies, Inc System and method for lower page data recovery in a solid state drive
9036283, Jan 22 2014 Western Digital Technologies, INC Data storage device with selective write to a first storage media or a second storage media
9042197, Jul 23 2013 SanDisk Technologies, Inc Power fail protection and recovery using low power states in a data storage device/system
9043517, Jul 25 2013 SanDisk Technologies LLC Multipass programming in buffers implemented in non-volatile data storage systems
9048876, Nov 18 2011 SanDisk Technologies LLC Systems, methods and devices for multi-tiered error correction
9053008, Mar 26 2012 Western Digital Technologies, Inc.; Western Digital Technologies, INC Systems and methods for providing inline parameter service in data storage devices
9058261, Sep 06 2011 Western Digital Technologies, Inc. Systems and methods for detailed error reporting in data storage systems
9058280, Aug 13 2010 Western Digital Technologies, Inc. Hybrid drive migrating data from disk to non-volatile semiconductor memory based on accumulated access time
9058289, Nov 07 2011 SanDisk Technologies LLC Soft information generation for memory systems
9059736, Dec 03 2012 SanDisk Technologies, Inc Methods, solid state drive controllers and data storage devices having a runtime variable raid protection scheme
9059742, Mar 15 2013 SanDisk Technologies, Inc System and method for dynamic scaling of LDPC decoder in a solid state drive
9069475, Oct 26 2010 Western Digital Technologies, INC Hybrid drive selectively spinning up disk when powered on
9070379, Aug 28 2013 Western Digital Technologies, Inc. Data migration for data storage device
9070481, May 30 2014 SanDisk Technologies LLC Internal current measurement for age measurements
9081700, May 16 2013 Western Digital Technologies, INC High performance read-modify-write system providing line-rate merging of dataframe segments in hardware
9092350, Mar 15 2013 SanDisk Technologies LLC Detection and handling of unbalanced errors in interleaved codewords
9092370, Dec 03 2013 SanDisk Technologies LLC Power failure tolerant cryptographic erase
9093160, May 30 2014 SanDisk Technologies LLC Methods and systems for staggered memory operations
9110835, Mar 09 2011 Western Digital Technologies, Inc. System and method for improving a data redundancy scheme in a solid state subsystem with additional metadata
9122625, Dec 18 2012 Western Digital Technologies, INC Error correcting code encoder supporting multiple code rates and throughput speeds for data storage systems
9122636, Nov 27 2013 SanDisk Technologies, Inc Hard power fail architecture
9123686, Apr 12 2013 SanDisk Technologies, Inc Thermal management for solid-state drive
9129665, Dec 17 2013 SanDisk Technologies LLC Dynamic brownout adjustment in a storage device
9136877, Mar 15 2013 SanDisk Technologies LLC Syndrome layered decoding for LDPC codes
9141176, Jul 29 2013 Western Digital Technologies, Inc.; Western Digital Technologies, INC Power management for data storage device
9152555, Nov 15 2013 SanDisk Technologies LLC Data management with modular erase in a data storage system
9152556, Dec 27 2007 SanDisk Technologies LLC Metadata rebuild in a flash memory controller following a loss of power
9158349, Oct 04 2013 SanDisk Technologies LLC System and method for heat dissipation
9158677, Dec 27 2007 SanDisk Technologies LLC Flash storage controller execute loop
9159437, Jun 11 2013 SanDisk Technologies LLC Device and method for resolving an LM flag issue
9164886, Sep 21 2010 Western Digital Technologies, Inc. System and method for multistage processing in a memory storage subsystem
9170932, May 22 2012 Western Digital Technologies, INC System data storage mechanism providing coherency and segmented data loading
9170938, May 17 2013 SanDisk Technologies, Inc Method and system for atomically writing scattered information in a solid state storage device
9170941, Apr 05 2013 SanDisk Technologies LLC Data hardening in a storage system
9176859, Jan 07 2009 Western Digital Technologies, INC Systems and methods for improving the performance of non-volatile memory operations
9177638, Nov 13 2012 SanDisk Technologies, Inc Methods and devices for avoiding lower page corruption in data storage devices
9182916, Sep 17 2010 SanDisk Technologies, Inc Non-volatile storage subsystem with energy-based performance throttling
9195293, May 03 2013 Western Digital Technologies, INC User controlled data storage device power and performance settings
9195530, Sep 06 2011 Western Digital Technologies, INC Systems and methods for improved data management in data storage systems
9208020, Jun 26 2012 Western Digital Technologies, Inc. Efficient error handling mechanisms in data storage systems
9208101, Jun 26 2013 Western Digital Technologies, Inc.; Western Digital Technologies, INC Virtual NAND capacity extension in a hybrid drive
9214963, Dec 21 2012 Western Digital Technologies, INC Method and system for monitoring data channel to enable use of dynamically adjustable LDPC coding parameters in a data storage system
9214965, Feb 20 2013 SanDisk Technologies LLC Method and system for improving data integrity in non-volatile storage
9218279, Mar 15 2013 Western Digital Technologies, INC Atomic write command support in a solid state drive
9235245, Dec 04 2013 SanDisk Technologies, Inc Startup performance and power isolation
9235509, Aug 26 2013 SanDisk Technologies LLC Write amplification reduction by delaying read access to data written during garbage collection
9236886, Mar 15 2013 SanDisk Technologies LLC Universal and reconfigurable QC-LDPC encoder
9239751, Dec 27 2012 SanDisk Technologies LLC Compressing data from multiple reads for error control management in memory systems
9239783, Dec 27 2007 SanDisk Technologies LLC Multiprocessor storage controller
9244763, Mar 15 2013 SanDisk Technologies LLC System and method for updating a reading threshold voltage based on symbol transition information
9244785, Nov 13 2013 Western Digital Technologies, INC Simulated power failure and data hardening
9250676, Nov 29 2013 SanDisk Technologies LLC Power failure architecture and verification
9250994, Feb 05 2014 SanDisk Technologies, Inc Non-binary low-density parity check (LDPC) decoding using trellis maximization
9263136, Sep 04 2013 Western Digital Technologies, INC Data retention flags in solid-state drives
9263156, Nov 07 2013 SanDisk Technologies LLC System and method for adjusting trip points within a storage device
9268487, Mar 24 2014 SanDisk Technologies, Inc Method and apparatus for restricting writes to solid state memory when an end-of life condition is reached
9268657, Nov 21 2011 Western Digital Technologies, Inc. Varying data redundancy in storage systems
9268701, Nov 21 2011 Western Digital Technologies, INC Caching of data in data storage systems by managing the size of read and write cache based on a measurement of cache reliability
9270296, Nov 13 2013 SanDisk Technologies, Inc Method and system for soft decoding through single read
9274966, Feb 20 2013 Western Digital Technologies, Inc.; Western Digital Technologies, INC Dynamically throttling host commands to disk drives
9274978, Jun 10 2013 Western Digital Technologies, Inc.; Western Digital Technologies, INC Migration of encrypted data for data storage systems
9275741, Sep 10 2014 SanDisk Technologies, Inc Temperature compensation management in solid-state memory
9280200, May 20 2013 Western Digital Technologies, INC Automatic peak current throttle of tiered storage elements
9280429, Nov 27 2013 Western Digital Technologies, INC Power fail latching based on monitoring multiple power supply voltages in a storage device
9280472, Mar 13 2013 Western Digital Technologies, INC Caching data in a high performance zone of a data storage system
9286176, Nov 08 2013 Western Digital Technologies, INC Selective skipping of blocks in an SSD
9298608, Oct 18 2013 SanDisk Technologies LLC Biasing for wear leveling in storage systems
9304560, Jun 19 2013 SanDisk Technologies, Inc Backup power for reducing host current transients
9304709, Sep 06 2013 SanDisk Technologies, Inc High performance system providing selective merging of dataframe segments in hardware
9304938, Nov 26 2012 Samsung Electronics Co., Ltd. Storage device and data transferring method thereof
9323467, Oct 29 2013 Western Digital Technologies, INC Data storage device startup
9323637, Oct 07 2013 SanDisk Technologies, Inc Power sequencing and data hardening architecture
9329928, Feb 20 2013 SanDisk Technologies LLC Bandwidth optimization in a non-volatile memory system
9330143, Oct 24 2013 SanDisk Technologies, Inc Data storage device supporting accelerated database operations
9335950, Mar 15 2013 SanDisk Technologies, Inc Multiple stream compression and formatting of data for data storage systems
9337864, Jan 29 2014 SanDisk Technologies, Inc Non-binary LDPC decoder using binary subgroup processing
9338927, May 02 2013 SanDisk Technologies, Inc Thermal interface material pad and method of forming the same
9348377, Mar 14 2014 SanDisk Technologies LLC Thermal isolation techniques
9348520, Mar 24 2014 Western Digital Technologies, INC Lifetime extension of non-volatile semiconductor memory for data storage device
9348741, Dec 19 2011 Western Digital Technologies, INC Systems and methods for handling write data access requests in data storage devices
9350391, Mar 15 2013 SanDisk Technologies, Inc System and method for dynamic scaling of LDPC decoder in a solid state drive
9354955, Mar 19 2014 SanDisk Technologies, Inc Partial garbage collection for fast error handling and optimized garbage collection for the invisible band
9361044, Mar 28 2011 SanDisk Technologies, Inc Power-safe data management system
9361221, Aug 26 2013 SanDisk Technologies LLC Write amplification reduction through reliable writes during garbage collection
9367246, Mar 15 2013 SanDisk Technologies LLC Performance optimization of data transfer for soft information generation
9384088, Feb 24 2014 Western Digital Technologies, INC Double writing map table entries in a data storage system to guard against silent corruption
9384126, Jul 25 2013 SanDisk Technologies LLC Methods and systems to avoid false negative results in bloom filters implemented in non-volatile data storage systems
9390021, Mar 31 2014 SanDisk Technologies LLC Efficient cache utilization in a tiered data structure
9390814, Mar 19 2014 SanDisk Technologies LLC Fault detection and prediction for data storage elements
9405356, Oct 21 2014 Western Digital Technologies, INC Temperature compensation in data storage device
9405617, Feb 11 2011 SanDisk Technologies, Inc System and method for data error recovery in a solid state subsystem
9405675, May 11 2010 Western Digital Technologies, Inc. System and method for managing execution of internal commands and host commands in a solid-state memory
9418699, Oct 09 2014 Western Digital Technologies, Inc. Management of sequentially written data
9436630, Jun 11 2013 SanDisk Technologies, Inc Using dual phys to support multiple PCIe link widths
9436831, Oct 30 2013 SanDisk Technologies LLC Secure erase in a memory device
9442662, Oct 18 2013 SanDisk Technologies LLC Device and method for managing die groups
9442668, Aug 29 2013 Western Digital Technologies, INC Adaptive power management control with performance feedback
9442670, Sep 03 2013 SanDisk Technologies LLC Method and system for rebalancing data stored in flash memory devices
9443601, Sep 08 2014 SanDisk Technologies LLC Holdup capacitor energy harvesting
9448738, Mar 15 2013 Western Digital Technologies, Inc. Compression and formatting of data for data storage systems
9448742, Mar 27 2014 Western Digital Technologies, INC Communication between a host and a secondary storage device
9448743, Dec 27 2007 SanDisk Technologies LLC Mass storage controller volatile memory containing metadata related to flash memory storage
9448876, Mar 19 2014 SanDisk Technologies LLC Fault detection and prediction in storage devices
9454420, Dec 31 2012 SanDisk Technologies LLC Method and system of reading threshold voltage equalization
9454448, Mar 19 2014 SanDisk Technologies LLC Fault testing in storage devices
9454474, Mar 05 2013 Western Digital Technologies, INC Methods, devices and systems for two stage power-on map rebuild with free space accounting in a solid state drive
9472222, May 16 2014 Western Digital Technologies, INC Vibration mitigation for a data storage device
9477413, Sep 21 2010 Western Digital Technologies, Inc. System and method for managing access requests to a memory storage subsystem
9483210, Dec 27 2007 SanDisk Technologies LLC Flash storage controller execute loop
9485851, Mar 14 2014 SanDisk Technologies LLC Thermal tube assembly structures
9489296, Oct 17 2012 Western Digital Technologies, INC Methods, devices and systems for hardware-based garbage collection in solid state drives
9495243, Dec 18 2012 Western Digital Technologies, Inc. Error correcting code encoder supporting multiple code rates and throughput speeds for data storage systems
9497889, Feb 27 2014 SanDisk Technologies LLC Heat dissipation for substrate assemblies
9501398, Dec 26 2012 SanDisk Technologies LLC Persistent storage device with NVRAM for staging writes
9507523, Oct 12 2012 Western Digital Technologies, INC Methods, devices and systems for variable size logical page management in a solid state drive
9513831, May 17 2013 Western Digital Technologies, Inc. Method and system for atomically writing scattered information in a solid state storage device
9519319, Mar 14 2014 SanDisk Technologies LLC Self-supporting thermal tube structure for electronic assemblies
9519577, Sep 03 2013 SanDisk Technologies LLC Method and system for migrating data between flash memory devices
9520162, Nov 27 2013 SanDisk Technologies LLC DIMM device controller supervisor
9520197, Nov 22 2013 SanDisk Technologies LLC Adaptive erase of a storage device
9524235, Jul 25 2013 SanDisk Technologies LLC Local hash value generation in non-volatile data storage systems
9529710, Dec 06 2013 Western Digital Technologies, INC Interleaved channels in a solid-state drive
9542287, Sep 06 2011 Western Digital Technologies, Inc. Systems and methods for error injection in data storage systems
9549457, Feb 12 2014 SanDisk Technologies LLC System and method for redirecting airflow across an electronic assembly
9564212, May 06 2014 SanDisk Technologies, Inc Solid-state memory corruption mitigation
9582058, Nov 29 2013 Western Digital Technologies, INC Power inrush management of storage devices
9583153, Jun 28 2013 SanDisk Technologies, Inc Memory card placement within a solid state drive
9594520, Mar 15 2013 SanDisk Technologies, Inc Atomic write command support in a solid state drive
9612948, Dec 27 2012 SanDisk Technologies LLC Reads and writes between a contiguous data block and noncontiguous sets of logical address blocks in a persistent storage device
9619317, Dec 18 2012 SanDisk Technologies, Inc Decoder having early decoding termination detection
9620220, Sep 04 2013 SanDisk Technologies, Inc Data retention flags in solid-state drives
9620226, Oct 30 2015 SanDisk Technologies, Inc Data retention charge loss and read disturb compensation in solid-state data storage systems
9626118, Jun 26 2012 SanDisk Technologies, Inc Efficient error handling mechanisms in data storage systems
9626399, Mar 31 2014 SanDisk Technologies LLC Conditional updates for reducing frequency of data modification operations
9626400, Mar 31 2014 SanDisk Technologies LLC Compaction of information in tiered data structure
9639463, Aug 26 2013 SanDisk Technologies LLC Heuristic aware garbage collection scheme in storage systems
9641378, Mar 12 2013 Western Digital Technologies, INC Adjustment of compression ratios for data storage
9645749, May 30 2014 SanDisk Technologies LLC Method and system for recharacterizing the storage density of a memory device or a portion thereof
9652379, Sep 15 2010 SanDisk Technologies, Inc System and method for reducing contentions in solid-state memory access
9652381, Jun 19 2014 SanDisk Technologies LLC Sub-block garbage collection
9665501, Jun 18 2013 SanDisk Technologies, Inc Self-encrypting data storage device supporting object-level encryption
9668337, Sep 08 2015 SanDisk Technologies, Inc Temperature management in data storage devices
9672934, Sep 10 2014 SanDisk Technologies, Inc Temperature compensation management in solid-state memory
9690696, May 14 2014 Western Digital Technologies, INC Lifetime extension of memory for data storage system
9697267, Apr 03 2014 SanDisk Technologies LLC Methods and systems for performing efficient snapshots in tiered data structures
9699263, Aug 17 2012 SanDisk Technologies LLC Automatic read and write acceleration of data accessed by virtual machines
9703491, May 30 2014 SanDisk Technologies LLC Using history of unaligned writes to cache data and avoid read-modify-writes in a non-volatile storage device
9703636, Mar 01 2014 Western Digital Technologies, INC Firmware reversion trigger and control
9703816, Nov 19 2013 SanDisk Technologies LLC Method and system for forward reference logging in a persistent datastore
9727261, Sep 24 2015 SanDisk Technologies, Inc Weighted programming patterns in solid-state data storage systems
9740248, Jun 07 2013 Western Digital Technologies, INC Component placement within a solid state drive
9748974, Jan 29 2014 SanDisk Technologies, Inc Non-binary LDPC decoder using binary subgroup processing
9753847, Oct 27 2009 SanDisk Technologies, Inc Non-volatile semiconductor memory segregating sequential, random, and system data to reduce garbage collection for page based mapping
9760304, Sep 06 2013 Western Digital Technologies, INC High performance system for selective merging of dataframe segments
9785563, Aug 13 2015 Western Digital Technologies, Inc. Read command processing for data storage system based on previous writes
9817577, Mar 05 2013 SanDisk Technologies, Inc Methods, devices and systems for two stage power-on map rebuild with free space accounting in a solid state drive
9823859, Nov 06 2014 Western Digital Technologies, INC Mechanical shock mitigation for data storage
9823864, Jun 02 2014 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Systems and methods for throttling packet transmission in a scalable memory system protocol
9830257, Jun 12 2013 SanDisk Technologies, Inc Fast saving of data during power interruption in data storage systems
9836220, Oct 20 2014 Samsung Electronics Co., Ltd. Data processing system and method of operating the same
9836232, Sep 30 2015 Western Digital Technologies, Inc. Data storage device and method for using secondary non-volatile memory for temporary metadata storage
9857995, Mar 09 2015 Western Digital Technologies, INC Data storage device and method providing non-volatile memory buffer for real-time primary non-volatile memory protection
9870830, Mar 14 2013 SanDisk Technologies LLC Optimal multilevel sensing for reading data from a storage medium
9880594, Apr 12 2013 SanDisk Technologies, Inc Thermal management for solid-state drive
9898406, Nov 21 2011 Western Digital Technologies, Inc. Caching of data in data storage systems by managing the size of read and write cache based on a measurement of cache reliability
9948322, May 16 2013 SanDisk Technologies, Inc High performance read-modify-write system providing line-rate merging of dataframe segments in hardware
9952939, Dec 07 2012 SanDisk Technologies, Inc System and method for lower page data recovery in a solid state drive
9977612, May 11 2012 SanDisk Technologies, Inc System data management using garbage collection and logs
9985652, Mar 15 2013 SanDisk Technologies, Inc System and method for dynamic scaling of LDPC decoder in a solid state drive
Patent Priority Assignee Title
5442768, Dec 20 1991 Sharp Kabushiki Kaisha Recording and reproducing data using batch erasable nonvolatile semiconductor memories capable of selectively erasing one of a plurality of data groups stored in one of the memories
5737563, Mar 15 1995 Texas Instruments Incorporated Determination of memory bank sizes in a computer system
5784698, Dec 05 1995 International Business Machines Corporation Dynamic memory allocation that enalbes efficient use of buffer pool memory segments
5890219, Nov 27 1996 EMC IP HOLDING COMPANY LLC Redundant writing of data to cached storage system
6000006, Aug 25 1997 BITMICRO LLC Unified re-map and cache-index table with dual write-counters for wear-leveling of non-volatile flash RAM mass storage
6014727, Dec 23 1996 Apple Inc Method and system for buffering messages in an efficient but largely undivided manner
6081878, Oct 07 1997 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
6088765, Mar 15 1995 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Removable medium data storage apparatus, optical disk apparatus and data transfer control method
6269434, Nov 17 1998 Godo Kaisha IP Bridge 1 Recording and reproducing apparatus including a nonvolatile memory which includes a first area for file management tables and a second area for data and a control unit
6272589, Mar 20 1998 Kabushiki Kaisha Toshiba Method and apparatus for controlling write buffering operation in a disk drive
6434648, Dec 10 1998 SMART MODULAR TECHNOLOGIES, INC PCMCIA compatible memory card with serial communication interface
6546456, Sep 08 2000 Western Digital Technologies, INC Method and apparatus for operating vehicle mounted disk drive storage device
6675281, Jan 22 2002 TM TECHNOLOGY INC Distributed mapping scheme for mass storage system
6704012, Apr 28 1998 International Business Machines Corporation Multi-variable graphical interface and method
6732221, Jun 01 2001 Western Digital Israel Ltd Wear leveling of static areas in flash memory
6754765, May 14 2001 Integrated Memory Logic, Inc Flash memory controller with updateable microcode
6871272, Sep 09 2000 International Business Machines Corporation Data sorting in information storage systems
6944063, Jan 28 2003 Kioxia Corporation Non-volatile semiconductor memory with large erase blocks storing cycle counts
6944717, Jul 27 2001 Kabushiki Kaisha Toshiba Cache buffer control apparatus and method using counters to determine status of cache buffer memory cells for writing and reading data therefrom
7054986, Mar 30 2001 RPX Corporation Programmable CPU/interface buffer structure using dual port RAM
7079395, Aug 10 2001 Oracle America, Inc Extended computing system
7277978, Sep 16 2003 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Runtime flash device detection and configuration for flash data management software
20020138602,
20030188007,
20040128414,
20040228197,
20040246841,
20050036387,
20050281112,
20060085670,
20060085836,
20060095647,
20060248387,
20060282709,
20070008186,
20070053513,
20070073944,
20070180328,
20070201814,
20070260811,
20070268791,
EP589597,
///////////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Feb 07 2007MERRY, DAVID E , JR SILICONSYSTEMS, INC ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0188680706 pdf
Feb 07 2007SiliconSystems, Inc.(assignment on the face of the patent)
Feb 07 2007DIGGS, MARK S SILICONSYSTEMS, INC ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0188680706 pdf
Oct 15 2015SILICONSYSTEMS, INC Western Digital Technologies, INCASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0379360204 pdf
May 12 2016Western Digital Technologies, INCJPMORGAN CHASE BANK, N A , AS COLLATERAL AGENTSECURITY AGREEMENT0387220229 pdf
May 12 2016Western Digital Technologies, INCU S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENTSECURITY AGREEMENT0387440281 pdf
Feb 27 2018U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENTWestern Digital Technologies, INCRELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS 0455010714 pdf
Feb 03 2022JPMORGAN CHASE BANK, N A Western Digital Technologies, INCRELEASE OF SECURITY INTEREST AT REEL 038744 FRAME 04810589820556 pdf
Aug 18 2023Western Digital Technologies, INCJPMORGAN CHASE BANK, N A PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT0647150001 pdf
Aug 18 2023Western Digital Technologies, INCJPMORGAN CHASE BANK, N A PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT0670450156 pdf
May 03 2024Western Digital Technologies, INCSanDisk Technologies, IncASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0675670682 pdf
Date Maintenance Fee Events
Mar 01 2013M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Mar 16 2017M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
Mar 24 2021M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Sep 29 20124 years fee payment window open
Mar 29 20136 months grace period start (w surcharge)
Sep 29 2013patent expiry (for year 4)
Sep 29 20152 years to revive unintentionally abandoned end. (for year 4)
Sep 29 20168 years fee payment window open
Mar 29 20176 months grace period start (w surcharge)
Sep 29 2017patent expiry (for year 8)
Sep 29 20192 years to revive unintentionally abandoned end. (for year 8)
Sep 29 202012 years fee payment window open
Mar 29 20216 months grace period start (w surcharge)
Sep 29 2021patent expiry (for year 12)
Sep 29 20232 years to revive unintentionally abandoned end. (for year 12)