An intermediate product in the fabrication of a mosfet, including a silicon carbide wafer having a substrate and a drift layer on said substrate, said drift layer having a plurality of source regions formed adjacent an upper surface thereof; a first oxide layer on said upper surface of said drift layer; a plurality of polysilicon gates above said first oxide layer, said plurality of polysilicon gates including a first gate adjacent a first of said source regions; an oxide layer over said first source region of greater thickness than said first oxide layer; and, an oxide layer over said first gate of substantially greater thickness than said oxide layer over said first source region.
|
2. A silicon carbide mosfet structure, comprising:
a silicon carbide wafer having a substrate body having a source region formed adjacent an upper surface thereof;
first and second oxide layers on said upper surface adjacent said source region;
a polysilicon gate above each of said first and second oxide layers;
a gate oxide layer, thicker than said first and second oxide layers beneath said gates, over each of said gates and the sides thereof; and
a metal or oxide layer over said source region, extending between adjacent gate oxide layers.
4. A silicon carbide mosfet structure, comprising:
a silicon carbide wafer having a substrate body having a source region formed adjacent an upper surface thereof;
first and second oxide layers on said upper surface adjacent said source region;
a polysilicon gate above each of said first and second oxide layers;
a gate oxide layer, thicker than said first and second oxide layers beneath said gates, over each of said gates and the sides thereof;
a metal or oxide layer over said source region, extending between adjacent gate oxide layers; and
wherein said layer over said source region is an oxide layer of greater thickness than said first and second oxide layers and substantially less thickness than said gate oxide layers.
1. A silicon carbide power mosfet, comprising:
a silicon carbide wafer having a substrate and a drift layer on said substrate, said drift layer having a plurality of source regions formed adjacent an upper surface thereof;
a plurality of polysilicon gates above said drift layer, said plurality of polysilicon gates including a first gate adjacent a first of said source regions, said first gate having a top surface, a lower surface and a sidewall, said sidewall overlying said first source region;
a first oxide layer between said first gate lower surface and said upper surface of said drift layer;
a second, thicker oxide layer over said top surface and sidewall of said first gate; and
a conformal layer of metal extending laterally across said first gate top surface and sidewall and said adjacent first source region.
6. A mosfet structure, comprising:
a silicon carbide wafer having a substrate body with an upper surface, said substrate body having at least one source region formed adjacent said upper surface;
a substrate surface oxidation layer on said upper surface of said substrate body and adjacent said source region;
at least two polysilicon gates above said substrate surface oxidation layer, said gates each having a top, a bottom and sides, wherein a first source region of said at least one source region is juxtaposed between first and second adjacent gates of said at least two polysilicon gates;
a gate oxide layer, thicker than said substrate surface oxidation layer, over said tops and sides of each of said gates; and
a material layer over said first source region and between said gate oxide layers on said sides of said gates, said material layer comprising one of an oxide and a metal contact.
5. A silicon carbide mosfet structure, comprising:
a silicon carbide wafer having a substrate body having a source region formed adjacent an upper surface thereof;
first and second oxide layers on said upper surface adjacent said source region;
a polysilicon gate above each of said first and second oxide layers;
a gate oxide layer, thicker than said first and second oxide layers beneath said gates, over each of said gates and the sides thereof;
a metal or oxide layer over said source region, extending between adjacent gate oxide layers; and
wherein said mosfet structure has a first state in which said layer over said source region is an oxide layer of greater thickness than said first and second oxide layers and substantially less thickness than said gate oxide layers, and a second state in which said layer over said source region is a conformal layer of metal extending laterally across said gates and said source region.
3. The silicon carbide mosfet structure of
7. The mosfet structure of
8. The mosfet structure of
9. The mosfet structure of
10. The mosfet structure of
11. The mosfet structure of
12. The mosfet structure of
13. The mosfet structure of
14. The mosfet structure of
15. The mosfet structure of
16. The mosfet structure of
|
This application claims the benefit of U.S. Provisional Patent Application Ser. No. 61/047,274, filed Apr. 23, 2008, which application is hereby incorporated by reference.
This invention was made with government support under Contract/Grant No. W56HZV-06-C-0228 awarded by the U.S. Army TACOM LCMC, and Contract/Grant No. N00014-05-1-0437 awarded by DARPA. The government has certain rights in the invention.
This invention relates generally to semiconductor field effect transistors, and more particularly to field effect transistors having self-aligned source contacts.
The metal oxide semiconductor field effect transistor (MOSFET) is a device used to amplify or switch electronic signals. Power MOSFETs are well known for their ability to carry large currents in the on-state while withstanding large breakdown voltages in the off-state. In such devices, current flow between source and drain regions in a semiconductor substrate is controlled by a voltage applied to a gate electrode that is separated from the semiconductor surface by an insulator, typically silicon dioxide. In an n-type enhancement MOSFET, for example, a positive bias on the gate causes a surface inversion layer—or channel—to form in a p-type region under the gate oxide and thereby creates a conductive path between source and drain. The application of a positive drain voltage then produces current flow between drain and source. Lateral and vertical power MOSFET structures in silicon have been explored over the years, the former type having the drain, gate and source terminals on the same surface of the silicon wafer, the latter type having the source and drain on opposite surfaces of the wafer. Several different types of vertical power MOSFETs have been proposed, including the double-diffused MOSFET (DMOSFET) and the trench-gate or UMOSFET. These and other power MOSFETs are described in a textbook by B. Jayant Baliga entitled Power Semiconductor Devices, PWS Publishing Co. (1996), the disclosure of, which is hereby incorporated herein by reference.
Although silicon has been the material of choice for many semiconductor applications, its fundamental electronic structure and characteristics prevent its utilization beyond certain parameters. Thus, interest in power MOSFET devices has turned from silicon to other materials, including silicon carbide. SiC power switching devices have significant advantages over silicon devices, including faster switching speed, lower specific on-resistance and thus lower power losses. SiC has a breakdown electric field that is an order of magnitude higher than that of silicon, which allows for a thinner drift region and thus a lower drift region resistance.
In power DMOSFETs, an important performance parameter is the specific on-resistance (RON,SP), which is defined as the product of the resistance when the device is in the “on”, or highly conducting, state (low VDS), times the area of the device (units are Ω-cm2 or mΩ-cm2). Thus it is important to minimize both the resistance and the area of the device. For DMOSFETs in the blocking voltage regime of below about 600-1800V, a significant component of the total resistance is the resistance of the source contacts. Larger-area source contacts obviously have lower resistance, but increasing the contact area increases the total area of the device, and hence RON,SP. It is important to find ways to reduce the source contact resistance without increasing the area of the device.
In a conventional DMOSFET, the source contact is defined by photolithography, and the source contact must be separated from the edge of the gate by sufficient distance so that the source contact and gate cannot touch even under worst-case misalignment of the source contact mask. In addition, the actual functional area of the source contact is determined by the overlap of the source contact metal and the N+ implant that forms the source region in the semiconductor. Since the N+ implant is defined by a separate mask, relative misalignment of the source contact mask and the N+ implant mask can reduce the functional area of the source contact, thereby increasing source resistance and degrading performance.
It is desired to produce DMOSFETs and related devices wherein misalignments of source contact and gate are reduced or eliminated.
The present invention provides high voltage power MOSFETs, with self-aligned source contacts and a method for making the same.
An intermediate product in the fabrication of a MOSFET, including a silicon carbide wafer having a substrate and a drift layer on said substrate, said drift layer having a plurality of source regions formed adjacent an upper surface thereof; a first oxide layer on said upper surface of said drift layer; a plurality of polysilicon gates above said first oxide layer, said plurality of polysilicon gates including a first gate adjacent a first of said source regions; an oxide layer over said first source region of greater thickness than said first oxide layer; and, an oxide layer over said first gate of substantially greater thickness than said oxide layer over said first source region.
These and other aspects and advantages of the present invention will become more apparent upon reading the following detailed description of preferred embodiments in conjunction with the accompanying drawings.
For the purpose of promoting an understanding of the principles of the invention, reference will now be made to the embodiments illustrated in the drawings and specific language will be used to describe the same. It will nevertheless be understood that no limitation of the scope of the invention is thereby intended, and that alterations and further modifications in the illustrated device and further applications of the principles of the invention as illustrated therein are contemplated as would normally occur to one skilled in the art to which the invention relates. As shown in the Figures, the sizes of some layers or regions are exaggerated to better illustrate the general structures of the present invention, and actual sizes—often with thicknesses of 50 nm—are either specified or are understood by persons of skill in the art to be other than that shown in the Figures.
It is desired in power DMOSFETs to have a low specific on-resistance (RON,SP), which is defined as the product of the resistance when the device is in the “on”, or highly conducting, state (low VDS), times the area of the device (units are Ω-cm2 or mΩ-cm2). It is therefore important to minimize both the resistance and the area of the device. For DMOSFETs with blocking voltage below about 1800V, a significant component of the total resistance is the resistance of the source contacts. While larger-area source contacts obviously have lower resistance, they conversely increase the total area of the device, and hence RON,SP.
Referring to
Referring to
DMOSFET 21 includes a substrate 23 and a number of semiconductor layers and implants formed on or in the substrate 23 up through top surface 28, collectively referred to as the substrate body 22. The fabrication of substrate body 22, and variations thereof, can be accomplished in a variety of ways well known in the art and not substantially discussed herein. Substrate 23 and the layers and implants are formed from silicon-carbide and doped with N-type or P-type impurities as shown in
It should be understood that the semiconductor device (MOSFET 21) of
Formed within P well 29 are two heavily doped N+ implant source regions 31 and 32 on opposing sides of a heavily doped, central implant P+ base 33, as shown. N+ implant source regions 31 and 32 are heavily doped with N-type impurities to an “N+” concentration, and P+ base 33 is heavily doped with P-type impurities to an “P+” concentration. N+ implants 31 and 32 comprise the two sources of the cell region 20 of MOSFET 21, and P+ base 33 provides ohmic contact to P well 29. The upper surfaces of P+ base 33, of N+ implants 31 and 32, of P well 29 and of CSL epilayer 25 (or of drift layer 24 if there is no separate CSL epilayer 25) are coplanar and together form the upper surface 28 of substrate body 22.
Referring to
Because gate 38 is completely surrounded by insulating oxide layer 41, its positionment relative to source contacts 31 and 32 is much less critical, and it cannot detrimentally come in contact with any portion of the Ni metal contact 45 due to any mask misalignment during processing. Gate 38 is centered over the JFET region 48 defined in CSL epilayer 25 between the facing ends 36 and 37 of adjacent P wells 29. Ni ohmic contact metal 45 extends over and contacts with the MOSFET 21 sources (N+ implants) 31 and 32, as well as Ti/Al and Ni metals 43 and 44, respectively. Once gate 38 and Ti/Al and Ni metals are formed atop surface 28, the deposition of Ni metal contact 45 over the entire MOSFET 21 (which is later followed by selective etching to expose and access one portion of commonly connected gates 38) makes conformal, direct and self-aligning contact with the Ti/Al and Ni metals 43 and 44 and, most importantly, with N-source implants 31 and 32. A Ti/Au layer 53 is then formed atop Ni metal contact 45, and thus over all of Ni metal contact 45.
Referring to
These steps to fabricate intermediate semiconductor product 58 include growing the 50 nm thick silicon lower gate oxide layer 59 on top of the entire surface 28 of the SiC substrate body 22 by thermal oxidation in a pyrogenic oxidation system at 1150° C. for 2.5 hours. This is followed by deposition of a 4000 Å (or alternatively 5000 A, as indicated in Appendix II) layer of polysilicon 66 atop oxide layer 59. Application of gate mask 62 atop the polysilicon slab 66, followed by RIE (Reactive Ion Etch) (Step “m” of Appendix I and step 16a (the third a) of Appendix II) removes the polysilicon within the mask outline and down to the gate oxidation layer 59, thus creating gates 38. Removal of the gate mask reveals the intermediate semiconductor product 58a shown in
The next procedures include applying ohmic contacts to the source and P+ base and taking advantage of the fact that polysilicon forms a much thicker Si02 layer than does SiC when thermally oxidized at temperatures in the 850-1000° C. range. The Si02 is then removed over the SiC by a short oxide etch, without using a photomask to define the area where the oxide is removed and expose the N+ implants 31 and 32 and the P+ base 33. Because it is much thicker, the oxide over the polysilicon gate is not completely removed during this process and forms an insulating layer over and around the polysilicon gate 38. DMOSFET 21 may include the use of a segmented P+ contact to the P+ base, as described U.S. Pat. No. 7,498,633, which is hereby incorporated by reference herein, and as already demonstrated experimentally (see, for example, A. Saha and J. A. Cooper, “A 1200V 4H—SiC Power DMOSFET with Ultra-low On-Resistance,” IEEE Transactions on Electron Devices, 54, 2786-2791, October 2007 and A. Saha and J. A. Cooper, “Optimum Design of Short-Channel 4H—SiC Power DMOSFETs,” Materials Science Forum, 527-529, 1269-1272, 2006, both of which are hereby incorporated by reference herein). Because the P+ contact only occurs in certain spots along the length of the source fingers, typically occupying around 10-15% of the finger length, the vast majority of the source fingers have no P+ contact, and the full area is available for use as N+ source contact.
Referring to
A thickness of Ni contact metal 45 is then deposited, without masking, over the entire surface of intermediate semiconductor product 58c via E-beam evaporation, which creates a conformal Ni layer in ohmic contact with N+ source implants 31 and 32 and with the just deposited Ti/Al/Ni contact metals 43 and 44. The thick insulating layer of SiO2 electrically insulates polysilicon gates 38 from Ni contact metal 45. Note that the area of the functional source contact is not determined by the alignment of any masking levels and is not subject to random misalignments during processing. Instead, it is totally determined by the spacing between adjacent polysilicon gates and is, in fact, self-aligned to the gate level, being separated by the thickness of the oxide layer covering the gate. This eliminates the alignment tolerance (X or Y in
Final steps include E-beam evaporation of a 2000 Å Ni metal contact layer 75 on the backside of the intermediate semiconductor product 58, a contact anneal to activate the P- and N-type contacts, and E-beam evaporation of a Ti/Al layer (at thicknesses of 150 Å/7000 Å, respectively) over the entire semiconductor product 58, which then constitutes the finished DMOSFET 21. The contact anneal forms an alloy between the Ni metal 45 and N+ source implants 31 and 32 and between the Ti/Al metal 43 and P+ implant, upon which step they become “ohmic”. The Ti/Au metal top layer 53 provides a lower contact resistance than would the subjacent Ni metal layer.
The primary processing steps described herein are accompanied by numerous secondary steps (such as “RCA clean (right before gate oxidation)” and “DI rinse: 6 times”), all of which are listed recited in Appendix II. Alternative embodiments are contemplated wherein the secondary steps (and even certain of the primary steps) can be performed in ways other than recited, with materials, solutions and concentrations other than recited, and for times and under temperatures and conditions other than recited, so long as the gate and substrate source (or other ohmic contact materials) react to form, create or grow an insulation layer (such as SiO2) sufficiently faster, larger and/or with more insulating capacity at the gate surface than at the substrate surface and that will therefore be uniformly removable at a rate which will remove all such formed, created or grown layer substantially or entirely completely from the substrate surface and leave a sufficiently insulative layer around the gate.
Examples of such a DMOSFET have been made using Cree wafer JG0186-13, with an 18 mΩ-cm n-type 4H—SiC substrate, an 8.43 μm drift epilayer doped 9.31×1015 cm-3, and a 0.90 μm n-type CSL epilayer doped 9.85×1016 cm-3, and using Cree wafer JG0186-12, with an 18 mΩ-cm n-type 4H—SiC substrate, an 8.439 μm drift epilayer doped 9.55×1015 cm-3, and a 0.90 μm n-type CSL epilayer doped 1.0×1017 cm-3.
The gate dielectric described above may be used in conjunction with a short-channel DMOSFET structure, with channel lengths of 0.5 μm or less, such as described in the following paper and patent application, which are hereby incorporated by reference: M. Matin, A. Saha, and J. A. Cooper, Jr., “A Self-Aligned Process for High Voltage, Short-Channel Vertical DMOSFETs in 4H—SiC,” IEEE Transactions on Electron Devices, Vol. 51, No. 10, pp. 1721 1725, October, 2004; and patent application Ser. No. 10/821,613, filed Apr. 9, 2004. These references also disclose examples of doping concentrations and other characteristics suitable for a power DMOSFET according to the present invention.
In addition to or instead of such a short-channel structure, a current spreading layer and/or segmented p+ base contacts may be employed, such as described in U.S. Pat. No. 7,498,633 to Cooper et al., hereby incorporated by reference. The present invention also contemplates various combinations of one or more of such design features with a high-k gate dielectric as disclosed in the U.S. patent application Ser. No. 12/429,153, filed Apr. 23, 2009, entitled Silicon Carbide Power MOSFET With Improved Gate Dielectric, filed in the names of James A. Cooper and Peide Ye.
While the invention has been illustrated and described in detail in the drawings and foregoing description, the same is to be considered as illustrative and not restrictive in character, it being understood that only preferred embodiments have been shown and described and that all changes and modifications that come within the spirit of the invention are desired to be protected.
Cooper, James A., Saha, Asmita
Patent | Priority | Assignee | Title |
10134834, | Mar 13 2013 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
10141302, | Sep 11 2011 | WOLFSPEED, INC | High current, low switching loss SiC power module |
10153364, | Sep 11 2011 | WOLFSPEED, INC | Power module having a switch module for supporting high current densities |
10355089, | Mar 29 2013 | Fuji Electric Co., Ltd. | Semiconductor device and semiconductor device manufacturing method |
10367089, | Mar 28 2011 | General Electric Company | Semiconductor device and method for reduced bias threshold instability |
10693001, | Dec 25 2008 | Rohm Co., Ltd. | Semiconductor device |
10784338, | Mar 13 2013 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
10804175, | Apr 04 2013 | MONOLITH SEMICONDUCTOR, INC. | Semiconductor devices comprising getter layers and methods of making and using the same |
11024731, | Sep 11 2011 | WOLFSPEED, INC | Power module for supporting high current densities |
11152501, | Dec 25 2008 | Rohm Co., Ltd. | Semiconductor device |
11171229, | Sep 11 2011 | WOLFSPEED, INC | Low switching loss high performance power module |
11315845, | Apr 04 2013 | MONOLITH SEMICONDUCTOR, INC. | Semiconductor devices comprising getter layers and methods of making and using the same |
11393901, | Apr 05 2018 | PAKAL TECHNOLOGIES, INC | Cell layouts for MOS-gated devices for improved forward voltage |
11417759, | Mar 28 2011 | General Electric Company | Semiconductor device and method for reduced bias threshold instability |
11552190, | Dec 12 2019 | Analog Devices International Unlimited Company | High voltage double-diffused metal oxide semiconductor transistor with isolated parasitic bipolar junction transistor region |
11804545, | Dec 25 2008 | Rohm Co., Ltd. | Semiconductor device |
8445386, | May 27 2010 | Cree, Inc. | Smoothing method for semiconductor material and wafers produced by same |
9029945, | May 06 2011 | Cree, Inc | Field effect transistor devices with low source resistance |
9070654, | May 27 2010 | Cree, Inc. | Smoothing method for semiconductor material and wafers produced by same |
9142662, | May 06 2011 | Cree, Inc | Field effect transistor devices with low source resistance |
9219127, | Dec 24 2009 | ROHM CO , LTD | SiC field effect transistor |
9230807, | Dec 18 2012 | General Electric Company | Systems and methods for ohmic contacts in silicon carbide devices |
9293575, | Dec 25 2008 | Rohm Co., Ltd. | Semiconductor device |
9373617, | Sep 11 2011 | WOLFSPEED, INC | High current, low switching loss SiC power module |
9406757, | Dec 25 2008 | ROHM CO , LTD | Semiconductor device and method of manufacturing semiconductor device |
9425153, | Apr 04 2013 | Monolith Semiconductor Inc.; MONOLITH SEMICONDUCTOR, INC | Semiconductor devices comprising getter layers and methods of making and using the same |
9570585, | Sep 17 2015 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
9595607, | Jul 27 2015 | City University of Hong Kong | Facilitation of increased locking range transistors |
9601332, | Dec 18 2012 | General Electric Company | Systems and method for ohmic contacts in silicon carbide devices |
9640617, | Sep 11 2011 | WOLFSPEED, INC | High performance power module |
9673283, | Sep 11 2011 | WOLFSPEED, INC | Power module for supporting high current densities |
9837531, | Dec 25 2008 | Rohm Co., Ltd. | Semiconductor device |
9847784, | Jul 27 2015 | City University of Hong Kong | Facilitation of increased locking range transistors |
RE48072, | Dec 25 2008 | Rohm Co., Ltd. | Semiconductor device |
RE48289, | Dec 25 2008 | Rohm Co., Ltd. | Semiconductor device |
Patent | Priority | Assignee | Title |
4070690, | Aug 17 1976 | Westinghouse Electric Corporation | VMOS transistor |
4893160, | Nov 13 1987 | Siliconix Incorporated; SILICONIX INCORPORATED, A CORP OF CA | Method for increasing the performance of trenched devices and the resulting structure |
5506421, | Nov 24 1992 | Cree, Inc | Power MOSFET in silicon carbide |
5637898, | Dec 22 1995 | Semiconductor Components Industries, LLC | Vertical field effect transistors having improved breakdown voltage capability and low on-state resistance |
5780324, | Mar 30 1994 | Denso Corporation | Method of manufacturing a vertical semiconductor device |
5786251, | Jul 09 1996 | Cree, Inc | Method for producing a channel region layer in a voltage controlled semiconductor device |
5801417, | May 17 1988 | Microsemi Corporation | Self-aligned power MOSFET device with recessed gate and source |
5814859, | Mar 20 1995 | General Electric Company | Self-aligned transistor device including a patterned refracting dielectric layer |
6054752, | Jun 30 1997 | Denso Corporation | Semiconductor device |
6150671, | Apr 24 1996 | Cree, Inc | Semiconductor device having high channel mobility and a high breakdown voltage for high power applications |
6180958, | Feb 07 1997 | Purdue Research Foundation | Structure for increasing the maximum voltage of silicon carbide power transistors |
6238980, | Jul 07 1998 | FUJI ELECTRIC CO , LTD | Method for manufacturing silicon carbide MOS semiconductor device including utilizing difference in mask edges in implanting |
6297100, | Sep 30 1998 | Denso Corporation | Method of manufacturing silicon carbide semiconductor device using active and inactive ion species |
6316806, | Mar 31 1999 | Semiconductor Components Industries, LLC | Trench transistor with a self-aligned source |
6344663, | Jun 05 1992 | Cree, Inc | Silicon carbide CMOS devices |
6362495, | Mar 05 1998 | Purdue Research Foundation | Dual-metal-trench silicon carbide Schottky pinch rectifier |
6465807, | Feb 20 1997 | FUJI ELECTRIC CO , LTD | Silicon carbide vertical MOSFET and method for manufacturing the same |
6573534, | Sep 06 1995 | Denso Corporation | Silicon carbide semiconductor device |
6737677, | Apr 24 2002 | Nissan Motor Co., Ltd. | Wide bandgap semiconductor device and method for manufacturing the same |
6815293, | Sep 07 2001 | Power Intergrations, Inc.; Power Integrations, Inc | High-voltage lateral transistor with a multi-layered extended drain structure |
6894319, | Oct 30 2000 | FUJI ELECTRIC CO , LTD | Semiconductor device |
7074643, | Apr 24 2003 | Cree, Inc. | Silicon carbide power devices with self-aligned source and well regions and methods of fabricating same |
7498633, | Jan 21 2005 | THE TRUSTEES OF PURDUE UNIVERSITY | High-voltage power semiconductor device |
7521731, | Jun 01 2006 | Nissan Motor Co., Ltd. | Semiconductor device and method of manufacturing the same |
7622741, | Feb 27 2004 | ROHM CO , LTD | Semiconductor device and method for manufacturing same |
20030073270, | |||
20040145011, | |||
20060065925, | |||
20070269968, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 23 2009 | Purdue Research Foundation | (assignment on the face of the patent) | / | |||
Jul 06 2009 | COOPER, JAMES A | Purdue Research Foundation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023067 | /0131 | |
Jul 08 2009 | SAHA, ASMITA | Purdue Research Foundation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023067 | /0131 | |
Feb 22 2010 | Purdue University | NAVY, SECRETRY OF THE UNITED STATES OF AMERICA | CONFIRMATORY LICENSE SEE DOCUMENT FOR DETAILS | 024943 | /0094 | |
Feb 22 2010 | Purdue University | NAVY, SECRETARY OF THE UNITED STATES OF AMERICA | CONFIRMATORY LICENSE SEE DOCUMENT FOR DETAILS | 024955 | /0338 | |
Jun 18 2021 | Purdue Research Foundation | THE TRUSTEES OF PURDUE UNIVERSITY | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 056586 | /0516 |
Date | Maintenance Fee Events |
Jan 05 2012 | ASPN: Payor Number Assigned. |
Mar 27 2015 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Apr 19 2019 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Apr 19 2019 | M2555: 7.5 yr surcharge - late pmt w/in 6 mo, Small Entity. |
May 29 2023 | REM: Maintenance Fee Reminder Mailed. |
Nov 13 2023 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Oct 11 2014 | 4 years fee payment window open |
Apr 11 2015 | 6 months grace period start (w surcharge) |
Oct 11 2015 | patent expiry (for year 4) |
Oct 11 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 11 2018 | 8 years fee payment window open |
Apr 11 2019 | 6 months grace period start (w surcharge) |
Oct 11 2019 | patent expiry (for year 8) |
Oct 11 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 11 2022 | 12 years fee payment window open |
Apr 11 2023 | 6 months grace period start (w surcharge) |
Oct 11 2023 | patent expiry (for year 12) |
Oct 11 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |