A nand flash memory structure with a wordline or control gate that provides shielding from Yupin effect errors and generally from potentials in adjacent strings undergoing programming operations with significant variations in potential.
|
0. 19. A flash memory device comprising:
strings of adjacent transistors of a nand architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above a substrate, with a channel of a first string adjacent a floating gate of a second string at a first potential for a number of programming pulses and at a second, different potential for a subsequent number of programming pulses; and
means for controlling the floating gates to be programmed at the same time to different levels and for shielding the floating gates from variations of adjacent potential fields during and between program pulses, the means for controlling the floating gates and for shielding the floating gates being situated over the floating gates and extending toward the substrate between the floating gates.
10. A flash memory device formed from a substrate, the device comprising:
a plurality of strings of transistors of a nand architecture, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above the substrate, a plurality of control gates, each control gate of the plurality of control gate overlying a floating gate;
the plurality of floating gates formed above a gate oxide layer formed upon cell channel regions within the substrate; and
a plurality of wordlines that extend across the plurality of strings to connect control gates of different strings and that extend between the floating gates of adjacent strings, each wordline of the plurality of wordlines extending down past an upper surface of the substrate to shield a selected floating gate during a read or verify operation from a potential present in an adjacent string.
0. 20. In a memory having a plurality of strings of memory cells arranged to form columns across a substrate surface and individually including a floating gate, wherein the strings of memory cells are separated by dielectric between them, and wherein a plurality of word lines extend across rows of memory cell floating gates the dielectric therebetween, a method of programming charge levels on an individual row of memory cells to defined states, comprising:
alternatively applying program pulses to and reading the states of memory cells along the row,
in response to reading that a memory cell along the row has reached its defined state, ceasing to apply any further programming pulses to such a memory cell while continuing to apply programming pulses to other memory cells in the row until all of the memory cells along the row have reached their defined states, and
utilizing shielding between the floating gates in the row during the alternate application of program pulses to and reading the state of the memory cells along the row by maintaining portions of the word lines between adjacent floating gates and extending toward the dielectric therebetween.
6. A flash memory device comprising:
a plurality of strings of adjacent transistors of a nand architecture, individual strings of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above a substrate;
shallow trench isolation trenches between adjacent ones of the plurality of strings;
wordlines extending across the plurality of strings and extending between floating gates into the shallow trench isolation trenches between adjacent strings of the plurality of strings,
wherein in the case of programming adjacent strings of the plurality of nand strings, a channel of a first string adjacent a floating gate of a second string is at a first potential for a number of programming pulses and is at a second potential during subsequent programming pulses,
wherein the potential of the channel of the first string couples to the potential of the floating gate of the second string, and
wherein the wordline shields the floating gate of the second string from the potential of the channel of the first string thereby affecting the coupling to the potential of the floating gate.
0. 14. A multi-state flash memory device formed from a substrate in which individual memory cells can store multiple bits represented as charges of more than two possible levels, the device comprising:
a plurality of strings of transistors of a nand architecture arranged longitudinally in the memory device, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above channel regions in the substrate and separated from the channel regions;
wherein a controller circuit is adapted to cause adjacent first and second strings of the plurality of strings to undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and
structure in the nand architecture that at least partially shields a change in a potential of a portion of one adjacent string from a selected floating gate of another adjacent string when the other adjacent string is programmed by a wordline situated transversely over adjacent strings and including shielding portions extending towards the substrate between floating gates of the first and second strings.
1. A multi-state flash memory device formed from a substrate in which individual memory cells can store multiple bits represented as charges of more than two possible levels, the device comprising:
a plurality of strings of transistors of a nand architecture, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above channel regions in the substrate and separated from the channel regions,
wherein a controller circuit is adapted to cause adjacent first and second strings of the plurality of strings to undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and
wherein when the plurality of strings of transistors is arranged such that, during programming of a selected floating gate of the first string, a change in a potential of a portion of the second adjacent string is shielded from the selected floating gate of the first string by a wordline extending across adjacent strings and extending between floating gates of the first and second strings into a shallow trench isolation trench between the channel regions of the first and second strings.
0. 16. A multi-state flash memory device formed from a substrate in which individual memory cells can store multiple bits represented as charges of more than two possible levels, the device comprising:
a plurality of strings of transistors of a nand architecture arranged longitudinally in the memory device, each string of the plurality of strings comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above the substrate, a plurality of control gates, each control gate of the plurality of control gate overlying a floating gate, the plurality of floating gates formed above a gate oxide layer formed upon cell channel regions within the substrate;
wherein a controller circuit is adapted to cause adjacent first and second strings of the plurality of strings to undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and
a plurality of wordlines situated transversely over the plurality of strings to connect control gates of different strings and that include shielding portions extending towards the substrate between the floating gates of adjacent strings, to shield a selected floating gate during a read or verify operation from a potential present in an adjacent string.
0. 18. In manufacturing a memory device to have a plurality of memory cells having floating gates in which a programmable charge from among more than two levels is to be stored such that individual memory cells can represent multiple bits, the plurality of memory cells arranged over a substrate to form columns along a longitudinal direction and rows along a transverse direction, the memory electrically arranged such that bit lines corresponding to the columns are situated along the longitudinal direction, and word lines corresponding to the rows are arranged over the memory cells along the transverse direction, a method of shielding memory cells from one another, the method comprising:
arranging the plurality of word lines in rows along the transverse direction over corresponding rows of the memory cells such that each of the word lines is capacitively coupled with memory cells of a corresponding row;
providing a controller circuit that is adapted to cause adjacent first and second strings of the plurality of strings to undergo programming operations at the same time, the programming operations including setting different voltages levels in floating gates of the adjacent first and second strings, and
forming the plurality of word lines such that each word line includes a set of shielding portions extending towards the substrate between adjacent memory cells of the row of memory cells corresponding to that word line, thereby causing the word lines to at least partially shield the adjacent memory cells from one another.
2. The flash memory device of
3. The flash memory device of
4. The flash memory device of
5. The flash memory device of
7. The flash memory device of
8. The flash memory device of
9. The flash memory device of
11. The flash memory device of
12. The flash memory device of
13. The flash memory device of
0. 15. The flash memory device of claim 14 wherein the wordline shields the selected floating gate of the other adjacent string from the potential of a floating gate of the one adjacent string.
0. 17. The flash memory device of claim 16 wherein a wordline of the plurality of wordlines shields the selected floating gate from a potential of a floating gate of the adjacent string.
0. 21. The method of claim 20, wherein in using the shielding, the dielectric fills trenches formed into the substrate surface between the strings of memory cells.
0. 22. The method of claim 21, wherein providing shielding includes maintaining the word lines below the level of the substrate surface.
0. 23. The method of claim 22, wherein applying program pulses includes applying programming pulses that are successively increased in magnitude.
|
This application is a continuation of U.S. patent application Ser. No. 10/353,570, filed Jan. 28, 2003, now U.S. Pat. No. 6,898,121; which is a continuation-in-part of U.S. patent application Ser. No. 10/175,764, filed Jun. 19, 2002 now U.S. Pat. No. 6,894,930. This application is also related to U.S. Pat. No. 5,867,429 entitled “High Density Non-Volatile Flash Memory Without Adverse Effects of Electric Field Coupling Between Adjacent Floating Gates” which is hereby incorporated by this reference in its entirety.
1. Field of the Invention
This invention relates generally to flash electrically erasable and programmable read only memory (EEPROMS), and more specifically to NAND flash memory with a high memory cell density.
2. Related Art
Most existing commercial flash EEPROM products operate each memory cell with two ranges of threshold voltages, one above and the other below a breakpoint level, thereby defining two programmed states. One bit of data is thus stored in each cell, a 0 when programmed into one state and a 1 when programmed into its other state. A chunk of a given number of bits of data is programmed at one time into an equal number of cells. The state of each cell is monitored during programming so that application of programming voltages stops when the threshold level of an individual cell is verified to have moved within the range that represents the value of the bit of data being stored in the cell.
In order to increase the amount of data stored in a flash EEPROM system having a certain number of storage cells, the individual cells are operated with more than two threshold level states. Preferably, two or more bits of data are stored in each cell by operating the individual cells with four or more programmable states. Three threshold breakpoint levels are necessary to define four different threshold states. Such a system is described in U.S. Pat. Nos. 5,043,940 and 5,172,338, which are hereby incorporated by this reference in their entirety. In multi-state operation, an available operating voltage range of the individual cells is divided into an increased number of states. The use of eight or more states, resulting in storing three or more bits of data per cell, is contemplated. The voltage range of each state necessarily becomes smaller as the number of states is increased. This leaves less margin within each state to accommodate any error that might occur during operation of the memory system.
One type of error is termed a “disturb,” wherein electrons are unintentionally added to or taken away from a floating gate during operation of the memory. One source of a disturb is the presence of a leaky oxide dielectric positioned between the floating gate and another conductive gate of a cell. The charge level programmed onto a floating gate of a cell changes when such a leaky oxide is present, thus leading to the possibility that the state of the cell will be incorrectly read if the change in charge has been large enough. Since few to no errors can be tolerated in a mass digital data storage system, a sufficient margin for this error is provided by making the voltage range allocated to each state sufficient to include an expanded range of voltages that can occur as the result of such disturbs. This necessarily limits the number of states that can be included in a multi-state flash EEPROM system since the total available voltage range is limited.
Another type of error is termed the “Yupin effect.” The Yupin effect occurs when the neighboring cell of a selected cell is programmed after the selected cell itself is programmed, and the charges of the neighboring cell influence the voltage of the selected cell. Any potential present in an adjacent cell or string may influence the reading of a selected cell, including those in the channel, floating gate, or control gates etc. . . . Such interference from the subsequently programmed neighbor cell distorts the voltages of the selected cell, possibly leading to an erroneous identification of its memory state during reading.
The present invention is an improved structure for high density NAND type flash memory that minimizes the effect of disturbs and Yupin effect errors.
One aspect of the invention is a NAND flash memory device formed from a substrate. The device comprises strings of transistors. Each string has a first select gate, a plurality of floating gates, and a second select gate. The floating gates are formed between shallow trench isolation areas and wordlines extend across adjacent strings and extend between the floating gates into the shallow trench isolation areas thereby isolating adjacent floating gates. The wordlines shield a selected floating gate from the potentials, and from variations in the potentials of adjacent memory cells and components. The electric fields may emanate from a component located anywhere near the selected floating gate, for example above or below or at a diagonal.
Another aspect of the invention is a flash memory device formed from a substrate. The device comprises strings of adjacent transistors of a NAND architecture comprising a first select gate, a plurality of floating gates, and a second select gate, the plurality of floating gates formed above the substrate, wherein the strings are separated by shallow trench isolation areas. The device has two or more discrete programming levels programmed by increasing a programming potential until the levels are reached, wherein once the floating gates have reached a steady state a linear increase in programming potential results in an approximately linear increase in floating gate charge given a constant potential surrounding environment. Wordlines extend across adjacent strings and between the floating gates into the shallow trench isolation areas, such that when a floating gate of a selected string is read or verified, the wordline minimizes deviation from the linear increase due to voltage variations in the surrounding environment.
The present invention is better understood upon consideration of the detailed description below, in conjunction with the accompanying drawings of illustrative embodiments of the invention.
The following is a detailed description of illustrative embodiments of the present invention. As these embodiments of the present invention are described with reference to the aforementioned drawings, various modifications or adaptations of the methods and or specific structures described may become apparent to those skilled in the art. All such modifications, adaptations, or variations that rely upon the teachings of the present invention, and through which these teachings have advanced the art, are considered to be within the scope of the present invention. Hence, these descriptions and drawings are not to be considered in a limiting sense, as it is understood that the present invention is in no way limited to the embodiments illustrated.
Parallel wordlines 106 connect adjacent NAND strings of floating gates 102. The wordlines 106 are illustrated horizontally, and the strings are illustrated vertically in the figures. A NAND string generally includes a select gate followed by several floating gates and another select gate. The bitline A, B, and C (BLA, BLB, BLC) locations correspond to the string locations in the plan view, although the bitlines are generally located in another plane. The circuit diagram of
Metal bitlines 116 (only one of which is shown for the sake of clarity) connect to the N+ regions 114 within substrate 108 to sense amplifiers for reading the charge stored in the floating gates 102. Thus, to read a particular floating gate a string is selected via the bitline and a wordline is also selected. The metal bitlines are generally, but not necessarily, formed in a conductive layer insulated from the wordlines. At the end of each string is another select gate coupled to the drain (“SD”). The drain and source can be interchanged in some configurations and more than 16 transistors can also be present in each string, thus also increasing the number of wordlines.
As seen in
It reduces Yupin effects between adjacent cells in the wordline direction. Also, it improves the cell coupling ratio between the wordlines and the floating gates. The portion of the wordline that extends into the isolation trenches, to or past the depth of the floating gates, increases the overlap of the surface areas and volumes of the wordlines and floating gates. This increased overlap results in better coupling when a charge is read or stored during program, read, or erase operations.
The electrical field across the dielectric layer 110 between adjacent floating gates is reduced, therefore reducing any leakage current through the dielectric layer that may occur as a result of the electrical field. The lesser the electrical field, the lesser the leakage current between two adjacent floating gates. Additionally, the leakage current path is greatly increased by the extended wordlines 106. Any leakage current must travel down and around the extended portion of the wordlines and then back up or over to the adjacent floating gates. The charge level programmed onto a floating gate of a cell changes when such a leakage current is present. Therefore, by minimizing the leakage current, and thus any change in charge of the floating gates, an increased number of levels can be discerned more reliably. This leads to a higher capacity, more cost efficient, and more reliable data storage system.
Additionally, the extended wordline shields a selected floating gate from field effects of nearby channels. In certain program, read, and verify operations, a floating gate that has been programmed with a particular charge may, in a subsequent read or verify operation, indicate that it has a larger charge than it should due to a potential or charge in an adjacent channel. This is especially true with complicated program, read, and verify operations in multi-state NAND flash memory where multiple operations are occurring simultaneously in adjacent strings and cells. In many prior systems, every other cell along one row is part of the same page; in newer systems, every cell along one row can be part of the same page. Referring again to
The relationship between the distribution and the incremental voltage of the programming pulses holds true only if the potential of any other coupling element to the floating gates of the cells being programmed remains constant. In the case of programming adjacent NAND strings, an adjacent (substrate) channel of an adjacent cell may be at a low potential, for instance 0V, for a number of programming pulses while it is being programmed and then suddenly be boosted or “locked out” for subsequent programming pulses to a high potential, for instance, 5, 7.5, or 10 V, after it verifies in order to stop further programming or for any other reason. This boosting of the channel potential also increases the floating gate potential of the adjacent cell. Thus, both the adjacent channel and adjacent floating gate will couple a higher potential to the selected cell for the next programming pulse which may broaden the width of the programmed distribution. This has a number of negative consequences, some of which may include error in reading a particular bit and reduction in the total number of bits of data that may be stored in a given die size. An example of some programming details is illustrated in
For further information regarding the data storage operations, please refer to. U.S. patent application Ser. No. 09/893,277, filed Jun. 27, 2001, entitled “Operating Techniques For Reducing Effects Of Coupling Between Storage Elements Of A Non-Volatile Memory Operated In Multiple Data States,” hereby incorporated by this reference in its entirety, and an article entitled “Fast and Accurate Programming Method for Multi-level NAND EEPROMs”, pp. 129-130, Digest of 1995 Symposium of VLSI Technology, which is also hereby incorporated by this reference in its entirety, and discusses the timing and voltage levels of programming pulses using in the read/verify and programming operations.
An example of the incremental voltage steps of the programming pulses are shown in
With a constant environment, i.e. one where the potential and electric field of the neighboring components is constant, the programming pulses, will, after having reached a steady state, result in a predictable and approximately linear increase in the cell voltage (Vt), as seen in
Therefore, if, for example, a cell has a Vt of 1.99 volts it will receive another programming pulse to take it above the 2.0 volt threshold. In a constant environment, the cell should then have a Vt of 2.19 volts. However, if there is any deviation of the voltage or electric field that is applied to the cell, for example between one programming pulse and another, the voltage stored on the cell may differ from that expected. If a neighboring component exerts an influence of the electrical field of the cell during a programming pulse, the charge stored will also deviate. For example, the cell that was at 1.99 volts in the previous verification cycle, may instead of having a Vt of 2.19 volts may have a Vt of 2.29 or 2.39 volts. As shown in
The increase in the distribution of cells will lessen the number of states that can be repeatably and reliably discerned in a multi-level storage system. This greatly lessens the storage capacity of a memory device with a given die size, and therefore increases the cost of production of a storage device with a desired storage capacity.
Specifically, as can be seen in
Next, in step 535, nitride layer 120 is etched away such that isolation trenches 104 extend above the surface of the first gate layer 102a, as seen in
A second gate layer 102b of the same semiconducting material as the first gate layer 102a is then deposited upon the gate oxide layer 112 and isolation trenches 104 in step 540. It is then selectively etched above isolation trenches 104 to create floating gates 102 in step 545. The resultant structure can be seen in
As seen in
As previously mentioned, the wordlines 106 extend down between the floating gates 102 into the isolating trenches 104. This isolates adjacent floating gates 102 from each other. In the preferred embodiment, wordlines 106 extend within the isolation trenches 104 to or beyond the level of the gate dielectric 112.
The various layers can be formed and the etching steps can be performed in many different well known methods and orders, and are not necessarily done in the order described, i.e. gate oxide layer 112 may be formed before or after the parallel trenches are etched into substrate 108 etc. . . . Furthermore, additional layers, steps, and resultant structures that are not described may also be part of the process and the resultant memory array.
The extended wordline reduces the problem of the aforementioned Yupin effect because it acts as a shield between adjacent floating gates. Again, in short, the Yupin effect is when the charge stored or otherwise present in a neighboring cell influences the reading of a selected cell. The present solution shields gates to avoid or minimize Yupin effect errors caused by neighboring gates. Yupin effect errors can also be accommodated through program and read circuitry and algorithms.
The extended wordline also protects against conduction leakage between adjacent floating gates within the dielectric layer 110 because it blocks the conduction path between adjacent gates. Furthermore, any possible stringers as a result of an incomplete etch of the floating gate layer that might short circuit adjacent gates are also-eliminated in the situation where the etch within the isolation trench extends past the upper (top of the “T”) portion of the T shaped floating gate. For more information on the Yupin effect and on disturbs, please refer to U.S. Pat. No. 5,867,429, which was previously incorporated by reference.
While embodiments of the present invention have been shown and described, changes and modifications to these illustrative embodiments can be made without departing from the present invention in its broader aspects. Thus, it should be evident that there are other embodiments of this invention which, while not expressly described above, are within the scope of the present invention and therefore that the scope of the invention is not limited merely to the illustrative embodiments presented. Therefore, it will understood that the appended claims set out the metes and bounds of the invention. However, as words are an imperfect way of describing the scope of the invention, it should also be understood that equivalent structures and methods while not within the express words of the claims are also within the true scope of the invention.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5043940, | Jun 08 1988 | SanDisk Technologies LLC | Flash EEPROM memory systems having multistate storage cells |
5053839, | Jan 23 1990 | Texas Instruments Incorporated | Floating gate memory cell and device |
5070032, | Mar 15 1989 | SanDisk Technologies LLC | Method of making dense flash EEprom semiconductor memory structures |
5095344, | Jun 08 1988 | SanDisk Technologies LLC | Highly compact EPROM and flash EEPROM devices |
5168465, | Jun 08 1988 | SanDisk Technologies LLC | Highly compact EPROM and flash EEPROM devices |
5172338, | Apr 13 1989 | SanDisk Technologies LLC | Multi-state EEprom read and write circuits and techniques |
5198380, | Jun 08 1988 | SanDisk Technologies LLC | Method of highly compact EPROM and flash EEPROM devices |
5268318, | Jun 08 1988 | SanDisk Technologies LLC | Highly compact EPROM and flash EEPROM devices |
5268319, | Jun 08 1988 | SanDisk Technologies LLC | Highly compact EPROM and flash EEPROM devices |
5279982, | Jul 24 1990 | SGS-Thomson Microelectronics S.r.l. | Method for fabricating memory cell matrix having parallel source and drain interconnection metal lines formed on the substrate and topped by orthogonally oriented gate interconnection parallel metal lines |
5297148, | Apr 13 1989 | SanDisk Technologies LLC | Flash eeprom system |
5313421, | Jan 14 1992 | SanDisk Technologies LLC | EEPROM with split gate source side injection |
5315541, | Jul 24 1992 | SanDisk Technologies LLC | Segmented column memory array |
5343063, | Dec 18 1990 | SanDisk Technologies LLC | Dense vertical programmable read only memory cell structure and processes for making them |
5380672, | Dec 18 1990 | SanDisk Technologies LLC | Dense vertical programmable read only memory cell structures and processes for making them |
5471423, | May 17 1993 | Intellectual Ventures I LLC | Non-volatile semiconductor memory device |
5512505, | Dec 18 1990 | SanDisk Technologies LLC | Method of making dense vertical programmable read only memory cell structure |
5534456, | May 25 1994 | SanDisk Technologies LLC | Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with sidewall spacers |
5554553, | Jun 19 1988 | SanDisk Technologies LLC | Highly compact EPROM and flash EEPROM devices |
5579259, | May 31 1995 | SanDisk Technologies LLC | Low voltage erase of a flash EEPROM system having a common erase electrode for two individually erasable sectors |
5595924, | May 25 1994 | SanDisk Technologies LLC | Technique of forming over an irregular surface a polysilicon layer with a smooth surface |
5621233, | Sep 16 1994 | Freescale Semiconductor, Inc | Electrically programmable read-only memory cell |
5637897, | Mar 06 1995 | NEC Corporation | Nonvolatile semiconductor memory device with dual insulation layers between adjacent gate structures |
5640032, | Sep 09 1994 | Intellectual Ventures I LLC | Non-volatile semiconductor memory device with improved rewrite speed |
5654217, | May 25 1994 | SanDisk Technologies LLC | Dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
5661053, | May 25 1994 | SanDisk Technologies LLC | Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
5665987, | Oct 27 1992 | NGK Insulators, Ltd | Insulated gate static induction thyristor with a split gate type shorted cathode structure |
5677872, | May 31 1995 | SanDisk Technologies LLC | Low voltage erase of a flash EEPROM system having a common erase electrode for two individual erasable sectors |
5680345, | Jun 06 1995 | Cypress Semiconductor Corporation | Nonvolatile memory cell with vertical gate overlap and zero birds beaks |
5688705, | Feb 17 1994 | National Semiconductor Corporation | Method for reducing the spacing between the horizontally adjacent floating gates of a flash EPROM array |
5712179, | Oct 31 1995 | SanDisk Technologies LLC | Method of making triple polysilicon flash EEPROM arrays having a separate erase gate for each row of floating gates |
5712180, | Feb 09 1994 | SanDisk Technologies LLC | EEPROM with split gate source side injection |
5747359, | May 25 1994 | SanDisk Technologies LLC | Method of patterning polysilicon layers on substrate |
5751038, | Nov 26 1996 | NXP B V | Electrically erasable and programmable read only memory (EEPROM) having multiple overlapping metallization layers |
5756385, | Mar 30 1994 | SanDisk Technologies LLC | Dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
5786988, | Jul 02 1996 | SanDisk Technologies LLC | Integrated circuit chips made bendable by forming indentations in their back surfaces flexible packages thereof and methods of manufacture |
5847425, | Dec 18 1990 | SanDisk Technologies LLC | Dense vertical programmable read only memory cell structures and processes for making them |
5851881, | Oct 06 1997 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making monos flash memory for multi-level logic |
5867429, | Nov 19 1997 | SanDisk Technologies LLC | High density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates |
5883409, | Jan 14 1992 | SanDisk Technologies LLC | EEPROM with split gate source side injection |
5923976, | Dec 26 1995 | LG Semicon Co., Ltd. | Nonvolatile memory cell and method of fabricating the same |
5943572, | Jul 10 1995 | Siemens Aktiengesellschaft | Electrically writable and erasable read-only memory cell arrangement and method for its production |
5949101, | Aug 31 1994 | Kabushiki Kaisha Toshiba | Semiconductor memory device comprising multi-level logic value of the threshold voltage |
5962889, | Jul 31 1995 | SAMSUNG ELECTRONICS CO , LTD | Nonvolatile semiconductor memory with a floating gate that has a bottom surface that is smaller than the upper surface |
5965913, | Dec 18 1990 | SanDisk Technologies LLC | Dense vertical programmable read only memory cell structures and processes for making them |
5981335, | Nov 20 1997 | Vanguard International Semiconductor Corporation | Method of making stacked gate memory cell structure |
5999448, | Mar 17 1998 | MONTEREY RESEARCH, LLC | Nonvolatile semiconductor memory device and method of reproducing data of nonvolatile semiconductor memory device |
6028336, | Oct 31 1995 | SanDisk Technologies LLC | Triple polysilicon flash EEPROM arrays having a separate erase gate for each row of floating gates, and methods of manufacturing such arrays |
6034894, | Jun 06 1997 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor storage device having buried electrode within shallow trench |
6046935, | Mar 18 1996 | Kabushiki Kaisha Toshiba | Semiconductor device and memory system |
6046940, | Jun 29 1994 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
6048768, | Dec 24 1998 | United Microelectronics Corp | Method of manufacturing flash memory |
6057580, | Jul 08 1997 | Kabushiki Kaisha Toshiba | Semiconductor memory device having shallow trench isolation structure |
6058044, | Dec 10 1997 | Kabushiki Kaisha Toshiba | Shielded bit line sensing scheme for nonvolatile semiconductor memory |
6069382, | Feb 11 1998 | MONTEREY RESEARCH, LLC | Non-volatile memory cell having a high coupling ratio |
6072721, | May 23 1997 | Sony Corporation | Semiconductor nonvolatile memory, method of data programming of same, and method of producing same |
6103573, | Jun 30 1999 | SanDisk Technologies LLC | Processing techniques for making a dual floating gate EEPROM cell array |
6151248, | Jun 30 1999 | SanDisk Technologies LLC | Dual floating gate EEPROM cell array with steering gates shared by adjacent cells |
6159801, | Apr 26 1999 | Taiwan Semiconductor Manufacturing Company | Method to increase coupling ratio of source to floating gate in split-gate flash |
6180457, | Sep 25 1998 | Samsung Electronics Co., Ltd. | Method of manufacturing non-volatile memory device |
6208545, | Apr 04 1997 | Elm Technology Corporation; ELM 3DS INNOVATONS, LLC | Three dimensional structure memory |
6222762, | Jan 14 1992 | SanDisk Technologies LLC | Multi-state memory |
6235586, | Jul 13 1999 | MONTEREY RESEARCH, LLC | Thin floating gate and conductive select gate in situ doped amorphous silicon material for NAND type flash memory device applications |
6256225, | Feb 26 1999 | Micron Technology, Inc | Construction and application for non-volatile reprogrammable switches |
6258665, | Mar 21 1997 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and method for manufacturing the same |
6281075, | Jan 27 1999 | SanDisk Technologies LLC | Method of controlling of floating gate oxide growth by use of an oxygen barrier |
6295227, | Nov 26 1998 | TOSHIBA MEMORY CORPORATION | Non-volatile semiconductor memory device |
6297097, | May 16 1996 | HYUNDAI ELECTRONICS INDUSTRIES CO , LTD | Method for forming a semiconductor memory device with increased coupling ratio |
6310374, | Dec 25 1997 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device having extracting electrode |
6339006, | Jun 30 1999 | Hyundai Electronics Ind. Co., Ltd. | Flash EEPROM cell and method of manufacturing the same |
6340611, | Jun 27 1997 | TOSHIBA MEMORY CORPORATION | Nonvolatile semiconductor memory device |
6391717, | Dec 28 1999 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing a flash memory device |
6403421, | Apr 22 1998 | Sony Corporation | Semiconductor nonvolatile memory device and method of producing the same |
6406961, | Oct 06 2000 | Winbond Electronics Corporation | Process for producing flash memory without mis-alignment of floating gate with field oxide |
6417538, | Jul 23 1998 | Samsung Electronics Co., Ltd. | Nonvolative semiconductor memory device with high impurity concentration under field oxide layer |
6426529, | Jul 05 2000 | Renesas Electronics Corporation | Semiconductor memory |
6429072, | Jun 12 1998 | Renesas Electronics Corporation | Method of forming a floating gate memory cell structure |
6509222, | Nov 26 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Process for manufacturing electronic devices comprising nonvolatile memory cells of reduced dimensions |
6512263, | Sep 22 2000 | SanDisk Technologies LLC | Non-volatile memory cell array having discontinuous source and drain diffusions contacted by continuous bit line conductors and methods of forming |
6518618, | Dec 03 1999 | Intel Corporation | Integrated memory cell and method of fabrication |
6522580, | Jun 27 2001 | TOSHIBA MEMORY CORPORATION | Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states |
6529410, | Sep 20 2000 | SPEARHEAD IP LLC | NAND array structure and method with buried layer |
6559009, | Mar 29 2001 | Macronix International Co. Ltd. | Method of fabricating a high-coupling ratio flash memory |
6614684, | Feb 01 1999 | TESSERA ADVANCED TECHNOLOGIES, INC | Semiconductor integrated circuit and nonvolatile memory element |
6624464, | Nov 14 2000 | Samsung Electronics Co., Ltd. | Highly integrated non-volatile memory cell array having a high program speed |
6720610, | Dec 09 1999 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and its manufacturing method |
6738289, | Feb 26 2001 | SanDisk Technologies LLC | Non-volatile memory with improved programming and method therefor |
6762092, | Aug 08 2001 | SanDisk Technologies LLC | Scalable self-aligned dual floating gate memory cell array and methods of forming the array |
6768161, | Jun 01 2001 | Kabushiki Kaisha Toshiba | Semiconductor device having floating gate and method of producing the same |
6770932, | Jul 10 2002 | Kioxia Corporation | Semiconductor memory device having a memory region and a peripheral region, and a manufacturing method thereof |
6801095, | Nov 26 2002 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Method, program and system for designing an interconnected multi-stage oscillator |
6806132, | Oct 30 2000 | Kabushiki Kaisha Toshiba | Semiconductor device having two-layered charge storage electrode |
6807095, | Jun 27 2001 | TOSHIBA MEMORY CORPORATION | Multi-state nonvolatile memory capable of reducing effects of coupling between storage elements |
6888755, | Oct 28 2002 | SanDisk Technologies LLC | Flash memory cell arrays having dual control gates per memory cell charge storage element |
6894930, | Jun 19 2002 | SanDisk Technologies LLC | Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND |
6898121, | Jun 19 2002 | SanDisk Technologies LLC | Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND |
6953970, | Aug 08 2001 | SanDisk Technologies LLC | Scalable self-aligned dual floating gate memory cell array and methods of forming the array |
6974746, | Dec 09 1999 | Kabushiki Kaisha Toshiba | Method of manufacturing a nonvolatile semiconductor memory device having a stacked gate structure |
6987047, | Dec 09 1999 | Kabushiki Kaisha Toshiba | Method of manufacturing a nonvolatile semiconductor memory device having a stacked gate structure |
7026684, | Sep 22 2003 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
7078763, | Feb 26 2003 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device including improved gate electrode |
7170786, | Jun 19 2002 | SanDisk Technologies LLC | Deep wordline trench to shield cross coupling between adjacent cells for scaled NAND |
7211866, | Aug 08 2001 | SanDisk Technologies LLC | Scalable self-aligned dual floating gate memory cell array and methods of forming the array |
7355237, | Feb 13 2004 | SanDisk Technologies LLC | Shield plate for limiting cross coupling between floating gates |
7385015, | Oct 12 2004 | ExxonMobil Chemical Patents Inc. | Trialkylaluminum treated supports |
7582928, | Dec 09 1999 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and its manufacturing method |
20010001491, | |||
20010014503, | |||
20020093073, | |||
20050157549, | |||
20050199939, | |||
20070161191, | |||
20070166919, | |||
20070198766, | |||
20070278562, | |||
20080076217, | |||
20080079059, | |||
EP780902, | |||
EP1104023, | |||
JP11026731, | |||
JP11054732, | |||
JP11186419, | |||
JP2000236031, | |||
JP2000268585, | |||
JP2001015717, | |||
JP2001024076, | |||
JP2001168306, | |||
KR20088554, | |||
KR20010062298, | |||
KR20020088554, | |||
WO141199, | |||
WO2004001852, | |||
WO9944239, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 30 2009 | SanDisk Technologies, Inc | (assignment on the face of the patent) | / | |||
Apr 04 2011 | SanDisk Corporation | SanDisk Technologies Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 026317 | /0360 | |
May 16 2016 | SanDisk Technologies Inc | SanDisk Technologies LLC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 038809 | /0600 |
Date | Maintenance Fee Events |
Jul 02 2014 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jul 19 2018 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
May 29 2015 | 4 years fee payment window open |
Nov 29 2015 | 6 months grace period start (w surcharge) |
May 29 2016 | patent expiry (for year 4) |
May 29 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 29 2019 | 8 years fee payment window open |
Nov 29 2019 | 6 months grace period start (w surcharge) |
May 29 2020 | patent expiry (for year 8) |
May 29 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 29 2023 | 12 years fee payment window open |
Nov 29 2023 | 6 months grace period start (w surcharge) |
May 29 2024 | patent expiry (for year 12) |
May 29 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |