Disclosed examples include an electrostatic discharge protection circuit including a shunt transistor coupled between first and second power supply nodes, a sensing circuit to deliver a control voltage signal to turn on the shunt transistor in response to a detected change in a voltage of the first power supply node resulting from an esd stress event, and a charge pump circuit to boost the control voltage signal in response to the control voltage signal turning the shunt transistor on.
|
20. An electrostatic discharge (esd) protection circuit, comprising:
a shunt transistor coupled between first and second power supply nodes;
a sensing circuit configured to deliver a control voltage signal to turn on the shunt transistor in response to a detected change in a voltage of the first power supply node resulting from an esd stress event; and
a charge pump circuit configured to boost the control voltage signal in response to the control voltage signal turning the shunt transistor on.
1. An electrostatic discharge (esd) protection circuit, comprising:
a clamp circuit, including:
a shunt transistor coupled between a first power supply node and a second power supply node, the shunt transistor including a control terminal, and
a sensing circuit configured to sense a voltage of the first power supply node, and to provide a control voltage signal to the control terminal to turn on the shunt transistor in response to a detected increase in the voltage of the first power supply node resulting from an esd stress event; and
a charge pump circuit, including:
a charge pump capacitor, and
a switching circuit configured to charge the charge pump capacitor when the shunt transistor is off and to discharge the charge pump capacitor to boost the control voltage signal in response to the control voltage signal turning the shunt transistor on.
15. An integrated circuit (IC), comprising:
a first power supply node;
a second power supply node;
a host circuit coupled with the first and second power supply nodes; and
an electrostatic discharge (esd) protection circuit, comprising:
a clamp circuit, including:
a shunt transistor coupled between the first and second power supply nodes, the shunt transistor including a control terminal, and
a sensing circuit configured to deliver a control voltage signal to the control terminal to turn on the shunt transistor in response to a detected increase in a voltage of the first power supply node resulting from an esd stress event, and
a charge pump circuit, including:
a charge pump capacitor, and
a switching circuit to charge the charge pump capacitor when the shunt transistor is off and to discharge the charge pump capacitor to boost the control voltage signal in response to the control voltage signal turning the shunt transistor on.
2. The esd protection circuit of
a blocking circuit connected between the first power supply node and the sensing circuit, the blocking circuit configured to prevent current flow from the charge pump capacitor to the first power supply node, and to allow current flow from the first power supply node to the charge pump capacitor.
3. The esd protection circuit of
4. The esd protection circuit of
5. The esd protection circuit of
a resistor having a first terminal connected to the first power supply node, and a second terminal connected to a first internal node;
a capacitor connected between the first internal node and the second power supply node; and
a PMOS sensing transistor, including a source connected to the blocking circuit at a second internal node, a drain connected to the control terminal of the shunt transistor, and a gate connected to the first internal node, the PMOS sensing transistor configured to provide the control voltage signal to the control terminal to turn on the shunt transistor in response to an increase in a voltage of the second internal node caused by the increase in the voltage of the first power supply node.
6. The esd protection circuit of
wherein the charge pump capacitor includes a first terminal, and a second terminal connected to the blocking circuit at the second internal node; and
wherein the switching circuit of the charge pump circuit includes:
an inverter circuit, including an inverter circuit input, an inverter circuit output connected to the first terminal of the charge pump capacitor, and an odd number N inverters connected in series between the inverter circuit input and the inverter circuit output, N being an odd integer greater than or equal to 1,
an NMOS charge pump trigger transistor, including a source connected to the second power supply node, a drain connected to the inverter circuit input, and a gate connected to the control terminal of the shunt transistor, and
a resistor connected between the inverter circuit input and the first power supply node.
7. The esd protection circuit of
8. The esd protection circuit of
an inverter input,
an inverter output,
a PMOS transistor, including a source connected to the first power supply node, a drain connected to the inverter output, and a gate connected to the inverter input, and
an NMOS transistor, including a source connected to the second power supply node, a drain connected to the inverter output, and a gate connected to the inverter input.
9. The esd protection circuit of
an inverter input,
an inverter output,
a PMOS transistor, including a source connected to the first power supply node, a drain connected to the inverter output, and a gate connected to the inverter input, and
an NMOS transistor, including a source connected to the second power supply node, a drain connected to the inverter output, and a gate connected to the inverter input.
10. The esd protection circuit of
a resistor having a first terminal connected to the first power supply node, and a second terminal connected to a first internal node;
a capacitor connected between the first internal node and the second power supply node; and
a PMOS sensing transistor, including a source connected to the charge pump circuit at a second internal node, a drain connected to the control terminal of the shunt transistor, and a gate connected to the first internal node, the PMOS sensing transistor configured to provide the control voltage signal to the control terminal to turn on the shunt transistor in response to an increase in a voltage of the second internal node caused by the increase in the voltage of the first power supply node.
11. The esd protection circuit of
wherein the charge pump capacitor includes a first terminal, and a second terminal connected to the source of the PMOS sensing transistor at the second internal node; and
wherein the switching circuit of the charge pump circuit includes:
an inverter circuit, including an inverter circuit input, an inverter circuit output connected to a first terminal of the charge pump capacitor, and an odd number N inverters connected in series between the inverter circuit input and the inverter circuit output, N being an odd integer greater than or equal to 1,
an NMOS charge pump trigger transistor, including a source connected to the second power supply node, a drain connected to the inverter circuit input, and a gate connected to the control terminal of the shunt transistor, and
a resistor connected between the inverter circuit input and the first power supply node.
12. The esd protection circuit of
wherein the charge pump capacitor includes a first terminal, and a second terminal coupled with the control terminal of the shunt transistor; and
wherein the switching circuit of the charge pump circuit includes:
an inverter circuit, including an inverter circuit input, an inverter circuit output connected to the first terminal of the charge pump capacitor, and an odd number N inverters connected in series between the inverter circuit input and the inverter circuit output, N being an odd integer greater than or equal to
an NMOS charge pump trigger transistor, including a source connected to the second power supply node, a drain connected to the inverter circuit input, and a gate connected to the control terminal of the shunt transistor, and
a resistor connected between the inverter circuit input and the first power supply node.
13. The esd protection circuit of
an inverter input,
an inverter output,
a PMOS transistor, including a source connected to the first power supply node, a drain connected to the inverter output, and a gate connected to the inverter input, and
an NMOS transistor, including a source connected to the second power supply node, a drain connected to the inverter output, and a gate connected to the inverter input.
14. The esd protection circuit of
16. The IC of
17. The IC of
a resistor having a first terminal connected to the first power supply node, and a second terminal connected to a first internal node;
a capacitor connected between the first internal node and the second power supply node; and
a PMOS sensing transistor, including a source connected to the charge pump circuit at a second internal node, a drain connected to the control terminal of the shunt transistor, and a gate connected to the first internal node, the PMOS sensing transistor configured to provide the control voltage signal to the control terminal to turn on the shunt transistor in response to an increase in a voltage of the second internal node caused by the increase in the voltage of the first power supply node.
18. The IC of
wherein the charge pump capacitor includes a first terminal, and a second terminal coupled with the control terminal of the shunt transistor; and
wherein the switching circuit of the charge pump circuit includes:
an inverter circuit, including an inverter circuit input, an inverter circuit output connected to a first terminal of the charge pump capacitor, and an odd number N inverters connected in series between the inverter circuit input and the inverter circuit output, N being an odd integer greater than or equal to 1,
an NMOS charge pump trigger transistor, including a source connected to the second power supply node, a drain connected to the inverter circuit input, and a gate connected to the control terminal of the shunt transistor, and
a resistor connected between the inverter circuit input and the first power supply node.
19. The IC of
an I/O pad configured to provide external connectivity to the host circuit;
a first diode, including an anode connected to the I/O pad, and a cathode connected to the first power supply node; and
a second diode, including an anode connected to the second power supply node, and a cathode connected to the I/O pad.
21. The esd protection circuit of
22. The esd protection circuit of
23. The esd protection circuit of
a charge pump capacitor having a first terminal, and a second terminal coupled with the control terminal of the shunt transistor; and
a switching circuit, including:
an inverter circuit, including an inverter circuit input, an inverter circuit output connected to the first terminal of the charge pump capacitor, and an odd number N inverters connected in series between the inverter circuit input and the inverter circuit output, N being an odd integer greater than or equal to 1,
a charge pump trigger transistor, including a first terminal connected to the second power supply node, a second terminal connected to the inverter circuit input, and a control terminal connected to the control terminal of the shunt transistor, and
a resistor connected between the inverter circuit input and the first power supply node.
24. The esd protection circuit of
|
Integrated circuits (ICs) are often subjected to electrostatic discharge (ESD) events through contact with a charged body (e.g., a human) that cause high voltages at one or more pins, pads or terminals of the IC. ESD events can damage an IC through thermal runaway and resultant junction shorting and/or dielectric breakdown causing gate junction shorting in metal oxide semiconductor (MOS) circuits when the amount of charge exceeds the capability of the electrical conduction path through the IC. Protection circuits can be provided in an IC, such as clamp circuits to shunt ESD current between two supply nodes. However, ESD shunt transistors are typically very large in order to conduct significant amounts of ESD-related current. The large size of the shunt transistors reduces the space for other circuitry in an integrated circuit, and also increases shunt transistor leakage current thereby increasing circuit power consumption.
Disclosed examples provide ESD protection circuitry with a shunt transistor coupled between power supply nodes, along with a sensing circuit to deliver a control voltage signal to turn on the shunt transistor in response to a detected ESD stress event, and a charge pump circuit to boost the control voltage signal in response to the control voltage signal turning on the shunt transistor. The charge pump enhances the on state drive of the shunt transistor to facilitate increased shunt current capability and/or to allow the use of a smaller shunt transistor than would otherwise be required for a given level of ESD protection. Boosting the control voltage signal and reducing the shunt transistor size reduces overall ESD protection circuit size and reduces shunt transistor leakage current to enhance circuit power efficiency. In certain examples, a blocking circuit prevents current flow from the charge pump to a protected supply node, and allows current flow from the protected node to charge a capacitor of the charge pump circuit. The charge pump circuit in certain examples includes a capacitor, a trigger transistor, and one or more inverters that charge the capacitor when the shunt transistors are turned off and discharge the capacitor to boost the control voltage signal in response to the control voltage signal turning the shunt transistor on.
In the drawings, like reference numerals refer to like elements throughout, and the various features are not necessarily drawn to scale. In the following discussion and in the claims, the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are intended to be inclusive in a manner similar to the term “comprising”, and thus should be interpreted to mean “including, but not limited to . . . ” Also, the term “couple” or “couples” is intended to include indirect or direct electrical or mechanical connection or combinations thereof. For example, if a first device couples to or is coupled with a second device, that connection may be through a direct electrical connection, or through an indirect electrical connection via one or more intervening devices and connections.
Integrated circuits may be damaged by an ESD event during manufacturing, assembly, testing, or during normal operation in a given application. As described herein, an ESD stress event can be understood as including an event on an I/O or power pad or other externally accessible node of a circuit that creates an elevated voltage (e.g., with respect to VSS or other voltage reference node) that is higher than a voltage which is normally supplied to the pad (e.g., higher than VDD) or other ESD event that can stress or degrade a circuit component unless attenuated by ESD protection circuitry. For example, an ESD stress event may include events used in testing ESD immunity classification for the human body model (HBM Classes 0, 1A, 1B, 1C, 2, 3A and 3B), the charge device model (CDM Classes C1, C2, C3, C4, C5 and C6), and the machine model (MM Classes M1, M2, M3 and M4). The Human Body Model simulates ESD due to discharge from human beings, and the various levels of the HBM classifications are often used to describe an ESD stress event. CDM simulates the discharge of a charged device when it comes in contact with a conductive material, and MM represents a discharge from an object to the component. Many ICs include host circuitry that can be damaged by ESD events that deliver high voltages to one or more IC terminals (e.g., pins, pads). Active ESD protection circuits have been used that include active clamp circuits to shunt ESD current between the power supply rails in order to protect the internal circuitry. For example, a large MOS transistor can be coupled between the power supply rails and driven by a control signal to shunt ESD current to protect circuitry connected to the supply rails. However, the MOS shunt transistor is relatively large and often occupies the majority of the total area of the ESD protection circuitry. This problem is exacerbated in cases where each IC pin is provided with a corresponding ESD protection circuit including a large shunt transistor.
Referring to
The ESD circuit 100 in this example provides protection against ESD events associated with I/O pads 118 as well as pads connected directly to the supply nodes 106 and/or 108, and protects the circuits of a host IC against I/O pad-to-VSS and VDD-to-VSS ESD stress events. In addition, the ESD circuit 100 allows the use of significantly smaller shunt transistors MN0 than conventional designs by boosting a gate control voltage signal VG provided to the control terminal 112 of the shunt transistor MN0 in response to the control voltage signal VG turning the shunt transistor MN0 on using a charge pump circuit 104. In this manner, a relatively small shunt transistor MN0 can be driven at a higher gate voltage in order to conduct more ESD stress current from the first power supply node 106 to the second supply node 108 than would otherwise be possible using a gate control signal that is less than VDD.
The shunt transistor MN0 in this example is an NMOS transistor with a drain connected to the first supply node 106, a source connected to the second supply node 108, and a gate control terminal 112. The active clamp circuit 102 also includes a sensing circuit 105 that delivers a control voltage signal VG to turn on MN0 in response to a detected change (e.g., increase) in the voltage VDD that results from an ESD stress event. The sensing circuit 105 includes a resistor R0 with an upper first terminal connected to the supply node 106, and a second terminal connected to a first internal node 110. A capacitor C0 is connected in series with R0 between the first internal node 110 and the second power supply node 108. A PMOS sensing transistor MP1 is used to sense or detect ESD events associated with the supply node 106. The sensing transistor MP1 includes a source connected to a blocking circuit 103 at a second internal node 116, and a drain connected to the gate 112 of the shunt transistor MN0. The gate control terminal of MP1 is connected to the first internal node 110 to sense the voltage across the sensing capacitor C0. The sensing circuit 105 indirectly senses the supply voltage VDD by detecting a change (e.g., an increase) in VDD relative to the capacitor voltage VC0 across C0. The sensing circuit 105 provides the control voltage signal VG to turn on MN0 in response to a detected increase in the voltage VDD resulting from an ESD stress event.
The blocking circuit 103 is connected between the first power supply node 106 and the sensing circuit 105. The circuit 103 blocks or otherwise prevents current flow from the charge pump circuit 104 to the first power supply node. This facilitates boosting of the control voltage VG by the charge pump circuit 104 for enhanced ESD current shunting and/or reduction in the size of MN0. The blocking circuit also 106 allows current flow from the supply node 106 to the charge pump circuit 103 to facilitate charging of a capacitor in the charge pump circuit 104. The blocking circuit 103 in
The charge pump circuit 104 includes a charge pump capacitor C1, and a switching circuit including a charge pump trigger transistor MN1 and an odd number N inverters, where N≥1. In the example of
Referring also to
In normal operation (e.g., VDD=3.3 V, VSS=0 V), the capacitor C0 charges up to VDD through the resistor R0. This provides a high gate voltage on the internal node 110 which turns off MP1. In this state, the voltage at the node 116 is approximately one diode drop below VDD. In addition, the voltage at the gate 112 of the shunt transistor MN0 is approximately 0 V, as any residual gate voltage from a previous ESD protection event is discharged through the resistor R2. The low voltage on the node 112 ensures that MN0 is off. Moreover, the disclosed boosting operation allows reduction in the size of MN0, and thus reduces any normal operating mode leakage current through MN0. In normal operation, the low voltage on the node 112 turns off the NMOS transistor MN1, and no current flows through R1. In this condition, the voltage at the inverter circuit input 114 is high (e.g., approximately VDD). The first inverter 120 accordingly provides a low signal to its output 121, and the output of the second inverter 122 is high. As a result, the final inverter 124 provides a low voltage at the inverter circuit output 125 (e.g., approximately VSS) to the first terminal of the capacitor C1. In steady state operation, C1 charges up and the resulting charge pump capacitor voltage VC1 is close to VDD, due to the diode drop across the transistor MP0 of the blocking circuit 103.
During an ESD event associated with the first supply node 106 (or the diode-connected I/O pad 118), the voltage VDD of the first supply node 106 will increase. The increase in the voltage VDD causes the sensing transistor MP1 to turn on because the capacitor voltage VC0 does not change instantaneously, and the voltage at the gate 110 of MP1 is more than a threshold voltage amount below the voltage at the source node 116 of MP1. As MP1 turns on, the voltage at the control terminal 112 rises. This increases the gate voltage VG of the shunt transistor MN0, and the gate voltage of the charge pump trigger transistor MN1. The sensing circuit transistor MP1 thus provides the control voltage signal VG to the gate 112 to turn on MN0 in response to an increase in a voltage of the second internal node 116 caused by an increase in VDD resulting from the an ESD stress event. Turning on MN0 causes MN0 to begin conducting ESD current from the first supply node 106 to the second supply node 108. In addition, the rise in the control voltage signal VG turns on MN1. In this condition, MN1 and R1 provide a voltage divider, and the voltage at the node 114 drops below the threshold voltage of the PMOS transistor M1 of the first inverter 120 (
MN0 is sized according to a given set of ESD protection parameters for a given application, such that continued conduction of shunt current by MN0 prevents significant overvoltage conditions on the supply node 106. The time constant of the sensing circuit RC network R0, C0 is set to be on the order of (or slightly larger than) the duration of an expected ESD event. In this configuration of the active clamp, R0*C0 is used to detect the rising edge of the ESD stress event, and is set to be slightly larger than the maximum expected rise-time, e.g., 50-100 ns. The RC time constant that determines the duration that the active clamp will remain active is formed by the parasitic gate capacitance of MN0 and the discharge resistor R2, and is on the order of several microseconds in one example. The rise in the VDD voltage at the supply node 106 causes further charging of the sensing circuit capacitor C0 through the resistor R0, which eventually raises the voltage at the node 110 (VC0) to a level that turns off the sensing transistor MP1. As a result, the control voltage signal VG at the node 112 is reduced by discharging the gate capacitance of MN0, which turns off the shunt transistor MN0 and the charge pump trigger transistor MN1. The voltage at the inverter circuit input 114 is pulled up by R1 to approximately VDD, and the inverter outputs 121, 123 and 125 return to low, high and low levels, respectively. The low voltage at the first terminal of the charge pump capacitor C1 allows the capacitor C1 to again charge to slightly less than VDD via current flow through the blocking circuit 103.
Referring now to
Other implementations are possible, for example, by substituting NMOS for PMOS transistors and vice versa in the circuit 100 in order to provide protection for ESD events on the VSS node 108. The disclosed protection circuits 100 can be employed to advantageously mitigate or avoid problems associated with conventional active clamp circuits. In particular, for a given level of ESD robustness, active clamps have a comparatively large area that is largely determined by the area of a single large FET that generally has a total width of at least several thousand μm, and an associated high level of off state drain leakage current leading to undesirable power consumption that may be unsuitable for some applications. Disclosed examples facilitate a significant reduction in the size of the shunt transistor MN0 while maintaining the same level of ESD protection (e.g., as seen in the curves 502 and 504 of
The above examples are merely illustrative of several possible embodiments of various aspects of the present disclosure, wherein equivalent alterations and/or modifications will occur to others skilled in the art upon reading and understanding this specification and the annexed drawings. Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.
Di Sarro, James P., Farbiz, Farzan
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5239440, | Dec 19 1989 | National Semiconductor Corporation | Electrostatic discharge protection for integrated circuits |
5852541, | Oct 22 1997 | Winbond Electronics Corp. | Early trigger of ESD protection device by an oscillation circuit |
5946177, | Aug 17 1998 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Circuit for electrostatic discharge protection |
6043967, | Oct 22 1997 | Winbond Electronics Corp. | Early trigger of ESD protection device by a voltage pump circuit |
6091593, | Oct 22 1997 | Winbond Electronics Corp. | Early trigger of ESD protection device by a negative voltage pump circuit |
6400540, | Mar 12 1999 | Sil.able Inc. | Clamp circuit to prevent ESD damage to an integrated circuit |
6624992, | Oct 06 2000 | Qualcomm Incorporated | Electro-static discharge protection circuit |
7286331, | Dec 28 2004 | Hynix Semiconductor Inc. | Electrostatic protection device for semiconductor device |
7821752, | Feb 15 2007 | Hynix Semiconductor Inc. | Device to protect a semiconductor device from electrostatic discharge by efficiently discharging a micro current |
8093623, | Nov 28 2008 | Sony Corporation | Semiconductor integrated circuit |
8865541, | Dec 28 2010 | Texas Instruments Incorporated | Diode isolated drain extended NMOS ESD cell |
9224724, | May 30 2012 | Texas Instruments Incorporated | Mutual ballasting multi-finger bidirectional ESD device |
9337651, | Apr 23 2014 | VIA ALLIANCE SEMICONDUCTOR CO., LTD. | Electrostatic discharge protection circuit |
9413169, | Apr 02 2014 | GLOBALFOUNDRIES U S INC | Electrostatic discharge protection circuit with a fail-safe mechanism |
9685780, | Nov 06 2013 | Realtek Semiconductor Corp. | ESD protection circuit |
9973000, | Jun 16 2015 | NXP B.V. | Electrostatic discharge power rail clamp circuit |
20030214768, | |||
20100027175, | |||
20100238598, | |||
20110222196, | |||
20120091504, | |||
20120161232, | |||
20130077197, | |||
20130215539, | |||
20130222954, | |||
20130238273, | |||
20130293991, | |||
20150146330, | |||
20150270253, | |||
20160172850, | |||
20160233668, | |||
20170229444, | |||
20170338646, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 28 2016 | DI SARRO, JAMES P | Texas Instruments Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 039904 | /0168 | |
Sep 28 2016 | FARBIZ, FARZAN | Texas Instruments Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 039904 | /0168 | |
Sep 30 2016 | Texas Instruments Incorporated | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 21 2023 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 27 2022 | 4 years fee payment window open |
Feb 27 2023 | 6 months grace period start (w surcharge) |
Aug 27 2023 | patent expiry (for year 4) |
Aug 27 2025 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 27 2026 | 8 years fee payment window open |
Feb 27 2027 | 6 months grace period start (w surcharge) |
Aug 27 2027 | patent expiry (for year 8) |
Aug 27 2029 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 27 2030 | 12 years fee payment window open |
Feb 27 2031 | 6 months grace period start (w surcharge) |
Aug 27 2031 | patent expiry (for year 12) |
Aug 27 2033 | 2 years to revive unintentionally abandoned end. (for year 12) |