A method and apparatus to protect the coded signals sent over physical twisted-pair wiring or between two (2) or more LANs connected by a Wide Area network (WAN), from unauthorized electronic circuit/wiring monitoring. This is accomplished by varying the assignments of the standard Registered Jack communication pins, varying the transmission speed, inserting meaningless or unrelated data, encrypting data before it is sent or changing network protocol(s) on behalf of the communications adapter/controller of each computer to which it is attached on those LANs.

Patent
   10965710
Priority
Jan 17 2018
Filed
Jan 17 2018
Issued
Mar 30 2021
Expiry
Oct 31 2038
Extension
287 days
Assg.orig
Entity
Small
0
4
EXPIRING-grace
1. A method for securing a computer LAN having a number of network assets connected, comprising:
a. verifying that a fully configured male, 8P8C connector is inserted into a female, 8P8C LAN connector of a first network asset;
b. generating a public key default for use by a diffie-Hellman exchange;
c. setting a time-to-live for the diffie-Hellman public key;
d. setting a synchronization time-to-live on the diffie-Hellman public key;
e. performing a diffie-Hellman exchange to exchange the public key default with a next in line network asset;
f. creating a crypto-null packet;
g. changing the network protocol based on the use of a random number generator;
h. changing the pin assignments on the 8P8C LAN port, thus increasing the number of possible connections to be monitored by an intruder;
i. setting the transmission speed based on the use of another random number generator, resulting in a transmission speed value; and
j. communicating through the LAN port to a next in line receiving network asset as to what the new protocol and pin assign assignments are for the 8P8C LAN port by performing a diffie-Hellman exchange, as defined above, using the above generated pin assignments.
2. The method according to claim 1 wherein step a) is achieved by performing a floating-pin grounding test in which several varying voltages are used on each pin position to determine whether or not the electrical circuit is grounded for that pin position.
3. The method according to claim 1 wherein said public key default of step b) is generated based on a random number generator.

The CipherLoc® Dynamic Pin Configurator is generally related to the field of computer network communications more particularly using varied pin assignments, varied transmission speed and encryption processes to prevent unauthorized access. It is an external device that can be added to Local Area Network (LAN) attached devices and is designed to help protect the coded signals sent over physical twisted-pair wiring or between two (2) or more LANs connected by a Wide Area Network (WAN), from unauthorized electronic circuit/wiring monitoring. This is accomplished by varying the assignments of the standard Registered Jack communication pins, varying the transmission speed, inserting meaningless or unrelated data, encrypting data before it is sent or changing network protocol(s) on behalf of the communications adapter/controller of each computer to which it is attached on those LANs.

Hackers have gotten more sophisticated and capable over the years and have developed many methods of attack for penetrating the physical perimeter and the electronic perimeter defenses and once inside, obtaining the information being protected. This has led to the ever increasing use of cryptography by using encryption algorithms and a secret “key”, one that is hard to guess to ensure secrecy that is shared by those people who are legitimate parties to the data. But messages encrypted using these encryption algorithms have been, and are, readily broken because the solution space is not as large as previously thought due to the existence of equivalent keys that give rise to “isomorphs”, repetition and language patterns and/or the ciphers are susceptible to heuristic attacks.

The use of field programmable array chips for dynamic pin reassignment as used in rerouting internal signals within a computer is disclosed in commonly owned U.S. Pat. No. 9,178,514 which is hereby incorporated by reference. Additionally the simulation of filed gate array chips is disclosed in co owned patent application Ser. No. 15/206,438 filed on Jul. 11, 2016 and which is also hereby incorporated by reference.

The CipherLoc Dynamic Pin Configurator (CLDPC) offers protection from Intruders for Local Area Networks. The Dynamic Pin Configurator utilizes unique, advanced electronic circuitry, combined with modern microprocessors, metering devices, user interfaces and memory to analyze LAN circuit data traffic for every data transmission event. Then, at the point of transmission, it utilizes the circuit data analysis and microscopic phenomena that generate low-level, statistically random “noise” signals to develop unique configurations for pin assignments on its' internal 8P8C connector and, then, transmits the data. It, then, utilizes the circuit data analysis to develop unique RJ45 pin assignments at the point of transmission and transmits the data. At the point of reception, it reverses the process, discerns the correct RJ45 pin assignments and makes the correct pin assignments for accurate data interpolation. Capabilities include Intruder neutralization, isolation and spoofing with cryptonulls, changing network protocols and varying transmission time and speeds, thus, providing LAN administrators an effective method to control intruder presence. The CipherLoc Dynamic Pin Configurator can be a standalone device on each computer and/or network device within a LAN or built into the network adaptor of each computer and/or network device deployed on the same LAN. When the invention is combined with other technology, such as the CipherLoc Polymorphic Key Progression Algorithmic Cipher Engine, the fact that an Intruder has successfully captured a bit stream makes little difference because they will have no idea what the bit stream actually means.

FIG. 1-1 is a schematic diagram of a representative embodiment of the invention with standard (8P8C) connectors.

FIG. 1-2 is a schematic diagram of a typical installation of the invention shown in FIG. 1-1 wherein the invention is connected to a typical computer (item 2) via a standard 8P8C, male terminated on both ends, and then connected to a wired network via an identical 8P8C, male terminated on both end, cable.

FIG. 1-3 is a detailed schematic diagram of a typical computer network in which various embodiments of the present invention have been implemented and shows an Intruder presence.

FIG. 1-4 thru 1-7 are schematic diagrams of the process-flow employed by the invention.

FIG. 1-8 is a schematic diagram of the various processes involved in transmitting data from one computer to another using the present invention with the Open Systems Interconnection model (OSI model) which characterizes and standardizes the communication functions of a telecommunication or computing system without regard to their underlying internal structure and technology.

FIG. 2-1 is a schematic wiring diagram of the industry standard 10 Base-T Ethernet terminated into an industry standard 8P8C connector using industry standard pin assignments.

FIG. 2-2 is a schematic wiring diagram of the industry standard 10 Base-T Ethernet terminated into an industry standard 8P8C connector using a different pin assignment methodology as prescribed by base level embodiment of the present invention.

FIG. 2-70 is a schematic wiring diagram of the industry standard 10 Base-T Ethernet terminated into an industry standard 8P8C connector using a different pin assignment methodology as prescribed by the maximum level embodiment of the present invention.

FIG. 3-1 is a schematic wiring diagram of the industry standard IBM Token Ring terminated into an industry standard 8P8C connector using industry standard pin assignments.

FIG. 3-2 is a schematic wiring diagram of the industry standard IBM Token Ring terminated into an industry standard 8P8C connector using a different pin assignment methodology as prescribed by base level embodiment of the present invention.

FIG. 3-70 is a schematic wiring diagram of the industry standard IBM Token Ring terminated into an industry standard 8P8C connector using a different pin assignment methodology as prescribed by the maximum level embodiment of the present invention.

The following terms and their definitions will be used to describe the invention on the following pages.

Network or Computer Network—refers to a group of computing hardware devices, such as laptop computers, desktop computers and servers, that are linked together through physical wiring, special purpose electronic devices and connections that offer electronic communication channels to facilitate communications between the computing hardware and to share resources among a wide range of users. Networks are commonly categorized based on their characteristics.

Local Area Network—refers to a computer network that interconnects computers within a limited area such as a residence, school, laboratory, university campus or office building and has its network equipment and interconnects locally managed. It is commonly referred to as a LAN.

External Network—refers to a dynamic network that includes all network addresses not explicitly included in any other network. The network definition changes dynamically when other networks are defined and modified. It cannot be directly modified or deleted. The External network generally represents the Internet.

External Port—refers to a connection point or interface between a computer and an external device such as modems, printers, ice and other devices.

Node—refers to a basic unit used in computer science consisting of a device or data point on a larger network used either as a connection point, a redistribution point, or a communication endpoint. Devices such as a personal computer, cell phone, printers and data terminal equipment are nodes.

Module—in computer terms, refers to a selection of independent electronic circuits packaged onto a circuit board to provide a basic function within a computer. An example might be an inverter or flip-flop, which would require two or more transistors and a small number of additional supporting devices.

Generator—in computer science, a generator is a special routine that can be used to control the iteration behavior of a loop and can be hardware, firmware or software based. In fact, all generators are iterators.

Electronic Communications—means any transfer of signs, signals, writing, images, sounds, data, or intelligence of any nature transmitted in whole or in part by a wire, radio, electromagnetic, photo-electronic or photo-optical system.

Obscuring—altering network communications from an expected form. This can include encrypting. It can also include altering the manner in which the network communication is transmitted. Multiple methods may be employed to obscure the same network communication. A number of possible methods for obscuring will be described.

Revealing—means to restore an obscured network communication to its expected form. Communication Channel, Path or Line and a Network Channel, Path, or Line—refer either to a physical transmission medium such as a wire, or to a logical connection over a multiplexed medium such as a radio channel for the purpose of conducting electronic communications between two or more devices in the computer network in either digital or analog formats.

Idempotent—in mathematics and computer science, is the property of certain operations that can be applied multiple times without changing the result beyond the initial application.

Industry Standard—an established norm or requirement in regard to technical systems and it is usually codified into formal document that establishes uniform engineering or technical criteria, methods, processes and practices.

Open Systems Interconnection Model—(OSI Model) characterizes and standardizes the communication functions of a telecommunication or computing system without regard to their underlying internal structure and technology to achieve interoperability of diverse communication systems with standard protocols. The model partitions a communication system into abstraction layers:

OSI MODEL
Protocol data
Layer unit (PDU) Function
Host 7. Application High-level APIs
Layers incluidingResource
sharing, remote file access
6. Presentation Data Translation of data between
a net-Woking service and
an application
5. Sessions Managing communication
sessions, i.e.
Continuous exchange
4. Transport Segment Reliable transmission of
(TCP) data between Points n a
Datagram network, including addressing,
(UDP) routing and traffic control.
3. Network Packet Structuring and managing
a multi-node Network,
including addresing, routing
and traffic control
Media 2. Data link Frame Reliable transmission of data
Layers frames between two nodes
connected by a physical layer
1. Physical Bit Transmission and reception
of raw bit Streans ver
a physical medium

At each level N, two entities at the communicating devices (layer N peers) exchange protocol data units (PDUs) by means of a layer N protocol. Each PDU contains a payload, called the service data unit (SDU), along with protocol-related headers and/or footers.

Data processing by two communicating OSI-compatible devices is done as such:

Some orthogonal aspects, such as management and security, involve all of the layers. These services are aimed at improving confidentiality, integrity, and availability of the transmitted data. In practice, the availability of a communication service is determined by the interaction between network design and network management protocols.

Telecommunications Protocol—a set of rules that allow two or more entities of a communications system to transmit information via any kind of variation of a physical quantity. These are the rules or standard(s) that define the syntax, semantics and synchronization of communication and possible error recovery methods. Protocols may be implemented by hardware, software, or a combination of both.

Pin Assignment—functional assignment of a connector's pins such that each contact of the connector must mate with the contact on the other connector that has the same function, thus, avoiding contacts of disparate functions (which could cause circuit failure and possible resulting damage).

Network Communications—includes all the communications broadcast and received at each end of a communication path.

Data Stream—refers to all electronic communication between a network of two or more devices.

Cryptonulls—meaningless and/or unrelated data or patterns inserted into communications to confuse hackers and intruders.

Time-To-Live—a mechanism that limits the lifetime of data or processes in a computer or network. Often referred to as TTL, it may be implemented as a counter or timestamp attached to or embedded in the data or process. Once the prescribed event count or timespan has elapsed, data is discarded or the event is cancelled.

Registered Jack—a standardized telecommunication network interface for connecting voice and/or data equipment to a network. Jacks are primarily named by the letters RJ, followed by two digits that express the type and a letter suffix to indicate minor variations.

Public Key—a cryptographic key that can be obtained and used by anyone to encrypt messages intended for a particular recipient, such that the encrypted messages can be deciphered only by using a second key that is known only to the recipient (the private key).

Diffie-Hellman Key Exchange—establishes a shared secret between two parties that can be used for secret communication for exchanging data over a public network. It uses the multiplicative group of integers modulo p, where p is prime, and g is a primitive root modulo p to ensure that the resulting shared Public Key can take on any value from 1 to p−1, expressed as (Ab mod p=gab mod p=gba mod p=Ba mod p) where a,b and (gab mod p=gba mod p) and the other values, p, g, ga mod p and gb mod p, are kept secret. These two values are chosen in this way to ensure that the resulting shared secret can take on any value from 1 to p−1.

8P8C—The 8 position 8 contact (8P8C) connector is a modular connector commonly used to terminate twisted pair and multi-conductor flat cable. These connectors are commonly used for Ethernet over twisted pair, registered jacks and other telephone applications, RS-232 serial using the EIA/TIA-561 and Yost standards, and other applications involving unshielded twisted pair, shielded twisted pair, and multi-conductor flat cable. In a generic sense, it is commonly referred to as an 8P8C connector.

Random Number Generator—a method of producing random numbers based on microscopic phenomena that generate low-level, statistically random “noise” signals from thermal noise, photoelectric effects, beam splittering, and other quantum phenomena or from random network traffic monitored at the node which demonstrate complete unpredictability by using a transducer to convert selected aspect(s) of the physical phenomena to an electrical signal, thus, allowing the use of an amplifier and other electronic circuitry to increase the amplitude of the random fluctuations to a measurable level so that an analog to digital converter can be employed to convert the output into a digital number in order to repeatedly sample the randomly varying signal to produce an individual or a series of random numbers.

Throughout this document, the term “Registered Jack” or “8P8C” (Registered Jack specification 45) shall mean any 8-position 8-conductor keyed connector for one data line, with programming resistor, used for data transmission purposes.

Embodiments of the present invention, the CipherLoc® Dynamic Pin Configurator (CLDPC) FIG. 1-1, is an external device that plugs into the 8P8C network port of a LAN capable computing device and provides dynamic rearrangement of the pin assignments on behalf of the network connector of the computing device when that computing device is attached to a Local Area Network (LAN) in order to prevent meaningful 3rd party monitoring of the physical wiring of that LAN. It can also add unrelated and/or meaningless data (cryptonulls) to the transmission data stream, vary the transmission speed, change network protocol(s) or encrypt the data. The LAN connected computing device being protected could consist of a single device such as a computer, telephone, credit card machine, network interface card, printer/scanner, server, router, modem, etc. or an entire network of many such devices. FIGS. 1-3 and 1-4 show such a standard LAN (Hub 13-Firewall 14-Router 15) and WAN (Modem 16-External Network 17) configuration.

The CipherLoc® Dynamic Pin Configurator is based around the concept of a modular, mass-volume, rapidly upgradeable computing architecture with FIG. 1-1 being one example of what the invention might look like when implemented.

The basic principle relies on Field Programmable Gate Array (FPGA) processors or any other type of reconfigurable device(s) that may be initially configured at time of use or that is dynamically reconfigurable, requires very low power and will easily fit into a small metal shielded box acting as its heat sink, using passive cooling only. All of the complex parts—CPU, RAM, NAND Flash—are on a removable, hot-swappable PCMCIA card with all high-speed connectors, in particular Micro HDMI, SD/MMC or Micro-SD, Video In/Out, Device In/Out, LAN In/Out and USB-OTG, placed on the edge of the PCMCIA Card.

As shown in FIG. 1-1, the CLDPC has an external power supply that connects to the 68-pin PCMCIA connector and a pair of industry standard 8P8C (8P8C) female connectors for connection of the CLDPC to a LAN and a LAN attachable computing device.

The CLDPC invention has a firmware component that works in conjunction with the dedicated hardware features to manage all network and device monitoring, processing, maintenance, upgrades and error recovery.

Fundamental Characteristics

Embodiments of the present invention, the CipherLoc® Dynamic Pin Configurator (CLDPC) FIG. 1-1, is a dedicated, external device that plugs into the 8P8C network port of a LAN capable computing device and provides dynamic rearrangement of the pin assignments on behalf of the specific type of network connector of the computing device when that computing device is attached to a Local Area Network (LAN) in order to prevent meaningful 3rd party monitoring of the physical wiring of that LAN. The CLDPC is designed to be used in pairs. In addition to varying pin assignments, it can also add cryptonulls to the transmission data stream, vary the transmission speed, change network protocol(s) or encrypt the data.

A detailed view, FIG. 1-2, illustrates how the CLDPC (items 1 and 13) is used to connect a computer (item 2) to a hard-wired computer network via standard, twisted-pair connections. First, a CLDPC (item 1) is used to connect to the computing device (item 2) by a standard, twisted-pair, male terminated, computer network cable (item 5) that is plugged into the computing devices', 8P8C female network communications port (item 3), and the other end of the cable is plugged into the invention's 8P8C, female, device port (item 4). Since the CLDPC is designed to work in pairs, it must communicate with another CLDPC. Therefore, a second CLDPC is connected to the computer network hub (item 12). This second CLDPC communicates with the first CLDPC via a standard, twisted-pair, 8P8C male terminated computer network cable (item 7) that is plugged into the first CLDPC's LAN port (item 6) and the second CLDPC's LAN port (item 9). The second CLDPC is connected to a standard network hub (item 12) by plugging one end of a standard, twisted-pair, 8P8C male terminated computer network cable (item 10) into a port (item 11) on the hub and the other end of the cable into the Device port (item 8) of the second CLDPC (item 13).

FIG. 1-3 illustrates a typical deployment of the invention within a typical LAN environment. The LAN connected computing device being protected could be a single device such as a computer, telephone, credit card machine, network interface card, printer/scanner, server, router, modem, etc. or an entire network of many such devices. FIG. 1-3 illustrates such a collection of devices shown as items 1, 3, 5, 7, 13, 14, 15 and 16 within a network.

Any embodiment of the present invention would have two 8-pin, 8-connector (8P8C) female connectors with one providing connection to/from the computing device and the other providing connection to/from the LAN.

Any embodiment of the present invention would follow the flow schematic shown in FIG. 1-4 thru 1-7 and upon CLDPC start up or expired Synchronization time-to-live or expired Diffie-Hellman time-to-live:

( x + y ) n = ( n 0 ) x n y 0 + ( n 1 ) x n - 1 y 1 + ( n 2 ) x n - 2 y 2 + + ( n n - 1 ) x 1 y n - 1 + ( n n ) x 0 y n ,

( n k )

( x + y ) n = k = 0 n ( n k ) x n - k y k = k = 0 n ( n k ) x k y n - k

( 8 4 ) ,

Any embodiment of the present invention would follow the flow schematic shown in FIG. 1-4-1-7 and when the CLDPC senses a request to transmit on behalf of the LAN attached computing device to which it is attached, as shown in FIG. 1-8, item A “Sending Process”:

Any embodiment of the present invention would follow the flow schematic shown in FIG. 1-5 thru 1-7 and when it senses a request to receive from another CLDPC, initiates its' Receiving Process:

The CipherLoc Dynamic Pin Configurator is designed to accommodate the CipherLac® Local Area Network Electronic Perimeter Security, patent pending, technology which has the ability to detect an intruder on a Local Area Network. This technology can detect the electronic signature of an intruder device on the LAN and assist the administrator of the LAN in taking proper action to contain, manage and/or remove the Intruder from the LAN.

Using FIG. 1-3, an Intruder device 26 is shown attached to the network on Communications Path 18 between the CLDPC 9, attached to a port on Hub 13, and the CLDPC 2 attached to the network interface device of laptop Computer 1. Inserted in this manner and because of the operational characteristics of a Hub (i.e. broadcasting the same message to all of its ports), the Intruder device would normally be able to observe all network traffic for Hub 13. Depending on the nature of the Intruder device, it could also perform destructive functions like injecting spurious network data traffic, generating false electrical signals, capturing transmitted data and a host of other destructive measures.

Normal Operations of a Typical Network Environment without the Invention:

Using FIG. 1-3, computing devices 1, 3, 5, 7 and Hub 13, Firewall 14 and Router 15 form a Local Area Network (LAN). Each has its own internal address while Router 15 also has an external address for communicating with External Network 17.

If, for example, Computer 1 wants to send data to Computer 3:

If, for example, Computer 1 wants to send data to a device on External Network 17:

If Router 15 receives a packet addressed to Computer 1 from External Network 17, by way of Communications Path 24 and Modem 16:

Using FIG. 1-3, computing devices 1, 3, 5, 7 and Hub 13, Firewall 14 and Router 15 form a Local Area Network. Each has its own internal address while Router 15 also has an external address for communicating with External Network 17. The invention, CipherLoc Dynamic Pin Configurator, is shown to be installed along Communications Path 18 at points 2 and 9; along Communications Path 19 at points 4 and 10; along Communications Path 20 at points 6 and 11; along Communications Path 21 at points 8 and 12; along Communications Path 22 at points 26 and 27; along Communications Path 23 at points 28 and 29; and, along Communications Path 24 at points 30 and 31.

With the invention installed as shown, if, for example, Computer 1 wants to send data to Computer 3:

1. Computer 1:

2. CLDPC 2:

1. CLDPC 9:

2. Hub 13:

3. CLDPC 26:

4. CLDPC 27:

1. Firewall 14:

2. CLDPC 28:

1. CLDPC 29:

1. Router 15:

2. CLDPC 29:

3. CLDPC 28:

1. Firewall 14:

2. CLDPC 27:

1. CLDPC 26:

1. Hub 13:

2. CLDPC 10:

1. CLDPC 4:

Note:

1. Computer 3:

1. Computer 1:

2. CLDPC 2:

3. CLDPC 9:

3. Hub 13:

5. CLDPC 26:

6. CLDPC 27:

7. Firewall 14:

8. CLDPC 28:

9. CLDPC 29:

10. Router 15:

11. CLDPC 30:

12. CLDPC 31:

As shown in FIG. 1-3, because of the presence of CipherLoc Dynamic Pin Configurators 2 and 9, any data captured by Intruder 26 is useless to them because of the operational characteristics of the CLDPC as explained in this section.

The CipherLoc Dynamic Pin Configurator is a method of protecting information as it moves from one computer to another via modern infrastructure. It does not rely on encryption, although it is recommended such measures continue to be used, but, rather, is a detachable electronic device that can be used to protect information as it moves from one computer to another via a Local Area Network.

Any embodiment of the present invention, the CipherLoc® Dynamic Pin Configurator (CLDPC) FIG. 1-1, is a dedicated, external device that plugs into the network/LAN port of a LAN capable computing device and provides dynamic rearrangement of the pin assignments on behalf of the computing device when that computing device is attached to a Local Area Network (LAN) in order to confuse and prevent meaningful 3rd party monitoring of the physical wiring of that LAN. It can also add unrelated data to the transmission data stream, vary the transmission speed, change network protocol(s) or encrypt the data.

The CipherLoc Dynamic Pin Configurator is designed to accommodate the CipherLoc® Local Area Network Electronic Perimeter Security, patent pending, technology which has the ability to detect an intruder on a Local Area Network. This technology can detect the electronic signature of an intruder device on the LAN and assist the administrator of the LAN in taking proper action to contain, manage and/or remove the Intruder from the LAN.

When the CipherLoc Dynamic Pin Configurator is used with the CipherLoc PKPA Cipher Engine, U.S. Pat. No. 9,178,514 B1, and the CipherLoc® Local Area Network Electronic Perimeter Security, patent pending, technology which has the ability to detect an intruder on a Local Area Network, a maximum level of computer communications security can be achieved. In such an environment, any information an intruder might capture from the protected network, assuming the intruder was yet to be detected and neutralized, is useless to them as they would have no idea of the correct ordering of the content of the captured bit-stream in their possession.

While flow charts FIG. 1-4 thru 1-7 show a specific order of execution, the order of execution may differ from those depicted. For example, the order of execution of two or more blocks may be scrambled relative to the order shown. Also, two or more blocks shown in succession may be executed concurrently or with partial concurrence. All such variations are within the scope of the present invention.

Embodiments of the present invention have been shown and described with reference to the foregoing exemplary implementations. It is to be understood, however, that other forms, details, and embodiments may be made without departing from the spirit and scope of the invention which is defined in the following claims.

Carlson, Robert, Gonzales, Carlos, LeBlanc, Robert, Carlson, Albert Henry

Patent Priority Assignee Title
Patent Priority Assignee Title
10122684, Nov 18 2016 Cipherloc Corporation Local area network electronic perimeter security
10162985, Jul 11 2016 SIDECHANNEL, INC ; SIDECHANNEL, INCORPORATED Virtual polymorphic hardware engine
9178514, Jan 23 2014 SIDECHANNEL, INC ; SIDECHANNEL, INCORPORATED Polymorphic hardware engine
9425954, Sep 15 2015 QRYPT INC Device and method for resonant cryptography
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jan 17 2018Cipherloc, Inc(assignment on the face of the patent)
Date Maintenance Fee Events
Jan 17 2018BIG: Entity status set to Undiscounted (note the period is included in the code).
Jan 17 2018SMAL: Entity status set to Small.


Date Maintenance Schedule
Mar 30 20244 years fee payment window open
Sep 30 20246 months grace period start (w surcharge)
Mar 30 2025patent expiry (for year 4)
Mar 30 20272 years to revive unintentionally abandoned end. (for year 4)
Mar 30 20288 years fee payment window open
Sep 30 20286 months grace period start (w surcharge)
Mar 30 2029patent expiry (for year 8)
Mar 30 20312 years to revive unintentionally abandoned end. (for year 8)
Mar 30 203212 years fee payment window open
Sep 30 20326 months grace period start (w surcharge)
Mar 30 2033patent expiry (for year 12)
Mar 30 20352 years to revive unintentionally abandoned end. (for year 12)