A display device adapted to perform in-screen fingerprint identification is provided. The display device includes a plurality of sub-pixel circuits, a plurality of light sensing circuit stages, and a plurality of sensing drive lines. The light sensing circuit stages correspond to the sub-pixel circuits. The sensing drive lines drive the light sensing circuit stages sequentially. In a first time interval, a first sensing drive line among the sensing drive lines provides a first sensing drive signal to a qth light sensing circuit stage and a latter light sensing circuit stage among the light sensing circuit stages. In the first time interval, the qth light sensing circuit stage performs a light sensing reset operation according to the first sensing drive signal, and the latter light sensing circuit stage performs a light sensing write operation according to the first sensing drive signal.
|
1. A display device, adapted to perform in-screen fingerprint identification, the display device comprising:
a plurality of sub-pixel circuits;
a plurality of light sensing circuit stages, comprising a plurality of light sensing circuits, wherein the light sensing circuits correspond to the sub-pixel circuits;
a plurality of sensing drive lines, driving the light sensing circuit stages sequentially and irrelevant to driving of the sub-pixel circuits;
wherein in a first time interval, a first sensing drive line among the sensing drive lines provides a first sensing drive signal to a qth light sensing circuit stage and a latter light sensing circuit stage among the light sensing circuit stages,
wherein in the first time interval, the CO light sensing circuit stage performs a light sensing reset operation according to the first sensing drive signal, and the latter light sensing circuit stage performs a light sensing write operation according to the first sensing drive signal.
2. The display device according to
3. The display device according to
4. The display device according to
wherein in the first time interval, the first sensing drive line provides the first sensing drive signal to the reset control contact point of the qth light sensing circuit stage, and the first sensing drive line provides the first sensing drive signal to the write control contact point of the latter light sensing circuit stage.
5. The display device according to
a light sensing element, having a first terminal and a second terminal, wherein the first terminal of the light sensing element is coupled to the write control contact point of each of the light sensing circuit stages;
a first transistor, having a first terminal, a second terminal, and a control terminal, wherein the first terminal of the first transistor receives an operating voltage, the second terminal of the first transistor is coupled to an output signal line, and the control terminal of the first transistor is coupled to the second terminal of the light sensing element; and
a second transistor, having a first terminal, a second terminal, and a control terminal, wherein the first terminal of the second transistor is coupled to the second terminal of the light sensing element, the second terminal of the second transistor receives a ground voltage, and the control terminal of the second transistor is coupled to the reset control contact point of each of the light sensing circuit stages.
6. The display device according to
the latter light sensing circuit stage writes the light sensing signal into a corresponding output signal line to perform the light sensing write operation according to control performed by the first sensing drive signal in the first time interval after the sensing time interval, and
the latter light sensing circuit stage resets the light sensing signal to perform the light sensing reset operation according to control performed by a second sensing drive signal in a second time interval after the first time interval.
7. The display device according to
8. The display device according to
9. The display device according to
10. The display device according to
11. The display device according to
12. The display device according to
13. The display device according to
a first substrate, wherein the sub-pixel circuits are disposed on the first substrate; and
a second substrate, wherein the light sensing circuits are disposed on the second substrate.
14. The display device according to
a first substrate, wherein the sub-pixel circuits and the light sensing circuits are disposed on the first substrate.
|
This application claims the priority benefit of Taiwan application no. 109125593, filed on Jul. 29, 2020. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
The disclosure relates to a device, and in particular, relates to a display device.
At present, in a display device, in order to achieve in-screen fingerprint identification, a pixel circuit is disposed on the display device, and a sensing circuit and a signal line structure required by fingerprint identification are further needed to be disposed on the display device. As such, the aperture ratio of the display device may be lowered.
The disclosure provides a display device capable of providing in-screen fingerprint identification without lowering an aperture ratio of the display device.
A display device provided by an embodiment of the disclosure is adapted to perform in-screen fingerprint identification, and the display device includes a plurality of sub-pixel circuits, a plurality of light sensing circuit stages, and a plurality of sensing drive lines. The light sensing circuit stages correspond to the sub-pixel circuits. The sensing drive lines drive the light sensing circuit stages sequentially. In a first time interval, a first sensing drive line among the sensing drive lines provides a first sensing drive signal to a qth light sensing circuit stage and a latter light sensing circuit stage among the light sensing circuit stages. In the first time interval, the qth light sensing circuit stage performs a light sensing reset operation according to the first sensing drive signal, and the latter light sensing circuit stage performs a light sensing write operation according to the first sensing drive signal.
To sum up, in the display device provided by the disclosure, in-screen fingerprint identification is provided, a number of the sensing drive lines is lowered, and the aperture ratio of the display device is effectively improved.
To make the aforementioned more comprehensible, several embodiments accompanied with drawings are described in detail as follows.
The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the disclosure and, together with the description, serve to explain the principles of the disclosure.
To be specific, the light sensing circuits LC in each row of the display device 1 may form one light sensing circuit stage, and the sensing drive lines SD1 to SDm may be disposed corresponding to the light sensing circuit stages. Sequentially-enabled sensing drive signals may be transmitted on the sensing drive lines SD1 to SDm, such that the light sensing circuit stages may drive each stage of the light sensing circuit stages according to row orders to perform the light sensing operation.
Further, each of the light sensing circuits LC has a write control contact point WC and a reset control contact point RC configured to receive control signals to control a light sensing reset operation and a light sensing write operation of the light sensing circuit LC. In order to provide signals to the write control contact points WC and the reset control contact points RC of the light sensing circuits LC, the sensing drive lines SD1 to SDm may provide the sensing drive signals to two stages of the light sensing circuit stages. That is, each of the sensing drive lines SD1 to SDm may provide the sensing drive signal to two stages of the light sensing circuit stages of different driving orders. Regarding each of the light sensing circuits LC of the light sensing circuit stage of a higher row order (that is, the light sensing circuit stage which is enabled earlier for the light sensing operation), each of the sensing drive lines SD1 to SDm may provide the sensing drive signal to the reset control contact point RC of each of the light sensing circuits LC in the light sensing circuit stage. Regarding each of the light sensing circuits LC of the light sensing circuit stage of a lower row order (that is, the light sensing circuit stage which is enabled later for the light sensing operation), each of the sensing drive lines SD1 to SDm may provide the sensing drive signal to the write control contact point WC of each of the light sensing circuits LC in the light sensing circuit stage.
The control signals configured to control the light sensing reset operation and the light sensing write operation of the light sensing circuits LC require control signals having different time series. Further, in the display device 1, since the sensing drive lines SD1 to SDm provide the sensing drive signals to the different contact points of the light sensing circuit stages of different row orders at the same time, the light sensing circuit stage of a higher row order (i.e., enabled earlier) may perform the light sensing reset operation according to the sensing drive signals, and the light sensing circuit stage of a lower row order (i.e., enabled later) may perform the light sensing write operation according to the sensing drive signals. That is, in a time interval when one of the sensing drive lines SD1 to SDm is enabled, two light sensing circuit stages are enabled at the same time. The light sensing circuit stage of the higher row order (i.e., enabled earlier) is driven to perform the light sensing reset operation, and the light sensing circuit stage of the lower row order (i.e., enabled later) is driven to perform the light sensing write operation.
In short, in the display device 1, each of the sensing drive lines SD1 to SDm drives two light sensing circuit stages of different row orders, such that the light sensing circuit stage of the higher row order performs the light sensing reset operation, and the light sensing circuit stage of the lower row order performs the light sensing write operation. In this way, a clock control circuit configured to generate the control signals in the display device 1 may be effectively simplified, so that an overall design flow may be accelerated, and a chip area may be decreased. Further, in the display device 1, a number of the signal lines configured to provide the control signals may be effectively lowered, such that the sub-pixel circuit SP in each of the pixel circuits P1,1 to Pm,n may have a large active region for displaying, and an aperture ratio of the display device 1 may be further improved.
In the display device 1, the sensing drive lines SD1 to SDm may provide the sensing drive signals to drive the light sensing circuit stages of two stages. In this embodiment, the sensing drive lines SD2 to SDm may provide sensing drive signals to the light sensing circuit stages in the same row and the previous row. Although the drive line structure in which the sensing drive lines SD1 to SDm provide the sensing drive signals to the light sensing circuit stages in the same row is not illustrated in
The bridging drive lines BD1 to BDm−1 may extend in the second direction (e.g., y direction). The bridging drive lines BD1 to BDm−1 may respectively cross a 2nd to a mth light sensing circuit stages, and the bridging drive lines BD1 to BDm−1 may respectively be connected to a 1st to a m−1th light sensing circuit stages. In addition a metal layer height disposed for the bridging drive lines BD1 to BDm−1 may be different from the metal layer heights of the power rail lines P1 and P2 and the output signal lines SO1 to SOn, such that the bridging drive lines BD1 to BDm−1 overlap the corresponding power rail lines P1 and P2 and the output signal lines SO1 to SOn. In this way, an aperture ratio drop of the display device 1 caused by arrangement of the bridging drive lines BD1 to BDm−1 is effectively prevented from occurring.
Therefore, in this embodiment, through the bridging drive lines BD1 to BDm−1, the display device 1 may provide a connection structure in which the sensing drive signals are provided to the light sensing circuit stages of the previous stage by the sensing drive lines SD2 to SDm without affecting the aperture ratio of the display device 1.
The light sensing element LD may be, for example, a photodiode. A first terminal (e.g., anode) of the light sensing element LD is coupled to the write control contact point WC of the light sensing circuit LC, and a second terminal (e.g., cathode) of the light sensing element LD is coupled to a node N1. A first terminal (e.g., drain) of the transistor M1 may receive an operating voltage VDD from the power rail line P2, and a second terminal (e.g., source) of the transistor M1 is coupled to one of the output signal lines SO1 to SOn. The light sensing element LD in the pixel circuit P1,q is treated as an example herein, the second terminal (e.g., source) of the transistor M1 is coupled to the output signal line SO1. A control terminal (e.g., gate) of the transistor M1 is coupled to the second terminal (e.g., cathode) of the light sensing element LD through the node N1. A first terminal (e.g., drain) of the transistor M2 is coupled to the second terminal (e.g., cathode) of the light sensing element LD through a node N1. A second terminal (e.g., source) of the transistor M2 may receive a ground voltage VSS through the power rail line P1. A control terminal (e.g., gate) of the transistor M2 is coupled to the reset control contact point RC of the light sensing circuit LC.
As shown in
In the sensing time interval TS, the light sensing element LD may sense light and generates a voltage value or a light sensing signal corresponding to light intensity on the node N1 for different light intensity, so as to perform the light sensing identification operation.
In the write time interval TW, the voltage VWC may be changed to an enable level, and the control terminal of the transistor M1 may accordingly receive a sum of the voltage VWC and the voltage value generated by the light sensing element LD. In this way, the transistor M1 may charge the output signal line SO1 according to both the voltage VWC and the light sensing signal generated by the light sensing element LD. That is, the light sensing circuit LC may receive control of the write control contact point WC to write a sensing result of the light sensing element LD to the output signal line SO1 to accordingly perform the light sensing write operation. Therefore, according to control of the voltage VWC, the transistor M1 may write the voltage VN1 onto the output signal line SO1 to generate the corresponding solid line and the dashed line parts in the voltage VSO1.
In the reset time interval TR, the voltage VRC may be changed to the enable level, and the transistor M2 may be accordingly turned on to provide the ground voltage VSS to the node N1 to reset a voltage of the node N1 to accordingly perform the light sensing reset operation. Therefore, the solid line and the dashed line parts of the voltage VN1 may have the same voltage level after being reset in the time interval TR.
Next, referring to
In a time interval Tq−1, the sensing drive signal provided on the q−1th sensing drive line SDq−1 may be enabled, is transmitted to the reset control contact point RC (not shown in
In a time interval Tq, the sensing drive signal provided on the qth sensing drive line SDq may be enabled and is transmitted to the reset control contact point RC of the light sensing circuit LC of the q−1th light sensing circuit stage and the write control contact point WC of the light sensing circuit LC of the qth stage light sensing circuit stage, so as to control the light sensing circuit LC of the q−1th light sensing circuit stage to perform the light sensing reset operation and to control the light sensing circuit LC of the qth light sensing circuit stage to perform the light sensing write operation.
Similarly, in a time interval Tq+1, the sensing drive signal provided on the q+1th sensing drive line SDq+1 may be enabled and is transmitted to the reset control contact point RC of the light sensing circuit LC of the qth light sensing circuit stage and the write control contact point WC of the light sensing circuit LC of the q+1th light sensing circuit stage, so as to control the light sensing circuit LC of the qth light sensing circuit stage to perform the light sensing reset operation and to control the light sensing circuit LC of the q+1th light sensing circuit stage to perform the light sensing write operation.
Therefore, the clock control circuit in
In the display device 2, the sensing drive lines SD1 to SDm may provide the sensing drive signals to the light sensing circuit stages in the same row and the light sensing circuit stages in previous two rows. The sensing drive line SDq+1 of the left of
Therefore, a bridging drive line BDq−1 in the display device 2 may cross the qth and the q+1th light sensing circuit stages to provide the sensing drive signal provided by the sensing drive line SDq+1 to the q−1th light sensing circuit stage.
In this way, the light sensing circuit LC of the light sensing circuit stages in the q−1th row may receive control of the sensing drive signal from the sensing drive line SDq−1 in the time interval Tq−1 to perform the light sensing write operation and may receive control of the sensing drive signal from the sensing drive line SDq+1 in the time interval Tq+1 to perform the light sensing reset operation.
In the display device 3, the sensing drive lines SD1 to SDm may provide the sensing drive signals to the light sensing circuit stages in the same row and the light sensing circuit stages in the next row. The sensing drive line SDq of the left in
Therefore, a bridging drive line BDq in the display device 3 may cross the q+1th light sensing circuit stage to provide the sensing drive signal provided by the sensing drive line SDq to the q+1th light sensing circuit stage.
In this way, the light sensing circuit LC of the light sensing circuit stages in the qth row may receive control of the sensing drive signal from the sensing drive line SDq−1 in the time interval Tq−1 to perform the light sensing write operation and may receive control of the sensing drive signal from the sensing drive line SDq in the time interval Tq to perform the light sensing reset operation.
In this embodiment, the sub-pixel circuits SP and the light sensing circuits LC may be integrated on a single substrate in the display device 4. In this way, the display device 4 is not only provided with the sensing drive lines SD1 to SDm and the output signal lines SO1 to SOn provided to the light sensing circuits LC but also provided with the displaying drive lines G1 to Gm and the data drive lines R1 to Rn, G1 to Gn, and B1 to Bn provided to the sub-pixel circuits SP.
In other words, the disclosure not only includes the display device 1 in which the sub-pixel circuits SP and the light sensing circuits LC may be disposed on different substrates but also includes the display device 4 in which the sub-pixel circuits SP and the light sensing circuits LC may be disposed on the same substrate, and it thus can be seen that the disclosure may provide increased compatibility and may be widely applied.
In addition, modification to the embodiments may certainly be made by a person of ordinary skill in the art. For instance, among the two stages of the light sensing circuit stages coupled to the sensing drive lines SD1 to SDm, the light sensing circuit stage in the row of the sensing drive lines SD1 to SDm themselves is not required to be necessary included. For instance, regarding the sensing drive line SDq, the sensing drive line SDq may also provide the sensing drive signal to the SDq−1th and the SDq+1th light sensing circuit stages at the same time. As long as the sensing drive line SDq provides the sensing drive signal to the reset control contact point RC of the light sensing circuit stage of the higher row order and provides the sensing drive signal to the write control contact point WC of the light sensing circuit stage of the lower row order.
In addition, the sensing drive lines SD1 to SDm are not limited to provide the sensing drive signals to the light sensing circuit stages of two stages. According to different user needs and design concepts, each of the sensing drive lines SD1 to SDm may provide the sensing drive signals to more lines of the light sensing circuit stages. For instance, all of the light sensing circuit stages may be divided into a plurality of light sensing circuit groups, and the light sensing circuit groups may include light sensing circuit stages of different stage numbers such as five stages, ten stages, and fifteen stages. That is, when the light sensing operation is performed, the display device may individually drive the light sensing circuit groups. In the driven light sensing circuit groups, all of the light sensing circuit stages are driven at the same time and receive the same sensing drive signal. In this case, certainly, the sensing drive line is not coupled to two stages of the light sensing circuit stages only.
In view of the foregoing, in the display device 1 provided by the disclosure, each of the sensing drive lines drives at least two light sensing circuit stages of different row orders, such that the light sensing circuit stage of the higher row order performs the light sensing reset operation, and the light sensing circuit stage of the lower row order performs the light sensing write operation. In this way, the clock control circuit configured to generate the control signals in the display device may be effectively simplified, so that the overall design flow may be accelerated, and the chip area may be decreased. Further, in the display device, the number of the signal lines configured to provide the control signals may be effectively lowered, such that the sub-pixel circuit in each of the pixel circuits may have a large active region for displaying, and the aperture ratio of the display device may be further improved.
It will be apparent to those skilled in the art that various modifications and variations can be made to the disclosed embodiments without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the disclosure covers modifications and variations provided that they fall within the scope of the following claims and their equivalents.
Chen, Ming-Yao, Lo, Jui-Chi, Lin, Cheng-Hsing, Tzeng, Shu-Wen, Hu, Hsin-Lin
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
10896926, | Jun 09 2017 | BOE TECHNOLOGY GROUP CO , LTD ; BEIJING BOE DISPLAY TECHNOLOGY CO , LTD | Array substrate, method for controlling the same, and display device |
6329974, | Apr 30 1998 | Wistron Corporation | Electro-optical material-based display device having analog pixel drivers |
20010028060, | |||
20080136983, | |||
20130100108, | |||
20190180667, | |||
20200176502, | |||
CN101770316, | |||
CN109031819, | |||
CN109637367, | |||
TW201926013, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 15 2021 | CHEN, MING-YAO | AU Optronics Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 055089 | /0825 | |
Jan 15 2021 | LIN, CHENG-HSING | AU Optronics Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 055089 | /0825 | |
Jan 15 2021 | TZENG, SHU-WEN | AU Optronics Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 055089 | /0825 | |
Jan 15 2021 | HU, HSIN-LIN | AU Optronics Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 055089 | /0825 | |
Jan 15 2021 | LO, JUI-CHI | AU Optronics Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 055089 | /0825 | |
Jan 27 2021 | AU Optronics Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 27 2021 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Sep 20 2025 | 4 years fee payment window open |
Mar 20 2026 | 6 months grace period start (w surcharge) |
Sep 20 2026 | patent expiry (for year 4) |
Sep 20 2028 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 20 2029 | 8 years fee payment window open |
Mar 20 2030 | 6 months grace period start (w surcharge) |
Sep 20 2030 | patent expiry (for year 8) |
Sep 20 2032 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 20 2033 | 12 years fee payment window open |
Mar 20 2034 | 6 months grace period start (w surcharge) |
Sep 20 2034 | patent expiry (for year 12) |
Sep 20 2036 | 2 years to revive unintentionally abandoned end. (for year 12) |