A method for bonding two confronting electronic devices together wherein the two electronic devices are initially temporarily coupled together using a room temperature process with a plurality of knife-edge microstructures on at least a first one of the electronic devices engaging portions of the a second one of the electronic devices. The room temperature process involves applying a relatively low compressive force or pressure between the two electronic devices compared to the forces or pressures used in convention flip-chip bonding. The first one of the electronic devices and the second one of the electronic devices also have traditional contact pads that are spaced from each other by a standoff distance when the devices are initially coupled together using the room temperature process. This allows for inspection of the two electronic devices while they are initially temporarily coupled together. In need be, the two can be separated at this stage for re-work After passing inspection, a relatively higher compressive force or pressure is applied between the two electronic devices to cause the standoff distance to decrease to zero and for the contact pads confronting each other on the confronting two electronic devices to weld thereby permanently bonding the two electronic devices together.
|
1. An electronic component, die or wafer, comprising:
a first array of microstructures on a major surface of the electronic component, die or wafer that project in a direction essentially normal to the major surface, the microstructures each terminating at a distal end thereof with an elongate edge spaced at a height h from the major surface; and
a second array of structures on the major surface having flat, planar surfaces spaced at a height h′ from the major surface, the height h′ being no more than one half the height h;
wherein the first array of microstructures are formed adjacent to and spaced apart from the second array of microstructures on the major surface of the electronic component;
wherein the first array of microstructures are configured to have a plurality of layers parallel to the major surface with alternating hardnesses,
wherein the first array of microstructures are configured to temporarily bond with a corresponding array of microstructures formed on a second electronic component, die or wafer, before the second array of structures permanently bonding with a corresponding array of structures of the second electronic component, die or wafer.
10. Apparatus for making a thermocompression bond between mating structures on first and second electronic components, dies or wafers, the apparatus comprising:
initial mating structures on the first electronic component, die or wafer comprising an array of microstructures on a major surface of the first electronic component, die or wafer that project in a direction essentially normal to the major surface of the first electronic component, die or wafer, the microstructures each terminating at an elongate edge or surface distal from the major surface of the first electronic component, die or wafer;
additional mating structures on the major surface of the first electronic component, die or wafer comprising an array of planar pads having a height extending way from the major surface of the first electronic component, die or wafer which is less than a height of the array of microstructures projecting in said direction essentially normal to the major surface of the first electronic component, die or wafer of the above a major surface of the first electronic component, die or wafer, wherein the initial mating structures on the first electronic component, die or wafer are formed adjacent to and spaced apart from the additional mating structures on the major surface of the first electronic component, die or wafer;
initial mating structures on a major surface of the second electronic component, die or wafer comprising an array of structures arranged to mate with the array of microstructures that project in a direction essentially normal to the major surface of the first electronic component, die or wafer;
additional mating structures on the major surface of the second electronic component, die or wafer comprising an array of structures arranged to mate with the additional mating structures on the major surface of the first electronic component, die or wafer, wherein the initial mating structures on a major surface of the second electronic component, die or wafer are formed adjacent to and spaced apart from the additional mating structures on the major surface of the second electronic component, die or wafer;
means for applying an initial compressive pressure between the first and second electronic components, dies or wafers to cause the initial mating structures on the first and second electronic components, dies or wafers to weld temporarily; and
means for applying a subsequent compressive pressure between the first and second electronic components, dies or wafers to cause the additional mating structures on the first and second electronic components, dies or wafers to weld after inspecting the first and second electronic components, dies or wafers whose initial mating structures are temporarily welded together;
wherein the mating structures on the first and second electronic components, dies or wafers are being configured to have a plurality of layers parallel to the major surfaces of the first and second electronic components, dies or wafers with alternating hardnesses.
2. The electronic component, die or wafer of
3. The electronic component, die or wafer of
4. The electronic component, die or wafer of
5. The electronic component, die or wafer of
6. The electronic component, die or wafer of
7. The electronic component, die or wafer of
8. The electronic component, die or wafer of
9. The electronic component, die or wafer of
11. The apparatus of
|
This invention was made with Government support. The Government has certain rights in the invention.
This application is related to the following US Patent Applications: (1) U.S. patent application Ser. No. 17/006,491 filed 28 Aug. 2020 with the title “Small Pitch Integrated Knife Edge Temporary Bonding Microstructures”; (2) patent application Ser. No. 17/070,826 filed 14 Oct. 2020 with the title “Integrated Mechanical Aids for High Accuracy Alignment” and (3) U.S. patent application Ser. No. 17/356,386 filed on the same date as this application with the title “Room Temperature Thermocompression Bonding using High Pressure Contacts”, the disclosures of which are hereby incorporated herein by reference.
Temporary bonding structures for die-to-die and wafer-to-wafer bonding that may be used for low temperature bonding operations.
In current state-of-the-art microelectronic packaging and integration manufacturing, thermocompression bonding of microelectronic components requires high pressures (>30 MPa) and high temperatures (>200° C.) to join metal surfaces to achieve high yields between component fine-pitch bond pads (contact pads) as the metal surfaces are not atomically-flat, with varying degrees of surface roughness an asperities, and are exposed to photolithographic processes (photoresists, developers, organic solvents) resulting in contamination, and may have surface oxides due to extended air exposure. As such, high pressure is needed to overcome surface roughness and asperities to achieve intimate atomic-level surface contact over extended areas (i.e., wafer, tile, die) and to break oxide surface films, if present, and temperature is needed to soften the metal to reduce the required pressure to initiate atomic-level bonding.
The present invention overcomes this high temperature requirement and allows thermocompression bonding of microelectronic components to occur at much lower temperatures, such as room temperature (conventionally defined as about 20° C. (˜68° F.)).
Thermocompression bonding is a type of solid-state welding that establishes atomic-level bonding between two metal surfaces through intimate contact under pressure without the formation of a liquid phase. At room temperature, enormous pressure is required to overcome surface asperities, and if oxides are present, to plastically deform the surface to break through hard oxide layers. Elevated temperatures are typically employed in the prior art to soften the metals thus offsetting the pressure also used for thermocompression bonding.
Thermocompression bonding is a standard process in the electronics industry for die-to-die, die-to-wafer, and wafer-to-wafer integration and packaging. Leading contact metals for thermocompression bonding include Au—Au, Al—Al, and Cu—Cu, with Au being the easiest to bond because of the lack of an oxide. For typical thermocompression bonding, flat (blunt), thin-film bond pads are employed and require high pressures (>3 MPa) and moderate temperatures to form reliable electrical contacts with high mechanical strength.
Ultra High Vacuum (UHV) deposited, pristine (contamination free), crystalline metal (Al, Au, Ag, Cu, Si, Co, Ni, Pt, Ti, Ru, Fe, Cr, Mo, and Ta) surfaces that are atomically flat thermocompression bond at room temperature with small applied pressures forming metallurgical interfaces are known (see T. Shimatsua and M. Uomoto, “Atomic diffusion bonding of wafers with thin nanocrystalline metal films”, J. Vac. Sci. Tech. B 28, 706 (2010)). However, to achieve atomic level (metallurgical) bonding over extended areas (wafer, tiles, and die) requires strong pressures even with atomically flat surfaces. Atomic-level bonding occurs because most metals (Al, Au, Cu, Ni, Pt, Ti, Cr, Ta, Mo) used in integrated circuit integration exhibit high atomic diffusion rates (i.e., bulk, grain boundary, and surface diffusion processes) that allow atoms to move rapidly within and between surfaces. These rates are exponentially temperature dependent that improve the kinetics of the process at higher temperatures. The Young's modulus and hardness of thin metal films are also temperature dependent and strongly decrease with increasing temperature (see C. Birleanu, M. Pustan, V. Merie, R. Müller, R. Voicu, A. Baracu, and S. Craciun, “Temperature effect on the mechanical properties of gold nano films with different thickness”, IOP Conf. Series: Materials Science and Engineering 147 012021 (2016)) providing a further mechanism for establishing atomic-level contact for flat metal surfaces. For example, the Young's modulus of thin Au films (30-50 nm) decreases by ˜30% and the hardness decreases by 2× from room temperature to 100° C.
Also see D. Temple, “Recent progress in field emitter array development for high performance applications”, Materials Science and Engineering, R24 185-39 (1999).
While low temperature (friction bonding, seizing) solid-state bonding of metal surfaces has been reported in the literature for over 50 years, even at low temperatures, these techniques require high pressures to result in a permanent bond between dies or wafers. See, for example, Technique for Connecting Electrical Leads to Semiconductors, Journal of Applied Physics 28, 923 (1957); Mechanical and Electrical Properties of Thermo-compression Bonds, Session 22.1, Mckinnon, M. C., 1963; Thermocompression Bonding of External Package Leads on Integrated Circuit Substrates; Session 12, Chairman Iwerson, J. E. (1967); and Compliant Bonding-A New Technique for Joining Microelectronic Components; Coucoulas, A., IEEE Trans. Electron Devices, Vol. ED-13, No. 9, September 1968.
However, temporary aligned “tack” bonding of microelectronic parts (ICs, dies or wafer) is not believed to be known in the art. A microfabrication process with fine-alignment capability at room temperature that allows inspection and rework, if needed, would be a desirable technology. In this invention novel knife-edge microstructure contacts are disclosed that enable high local pressures to be applied and form weak temporary bonds, to be established at room temperature, or stronger bonds if higher pressures and temperatures are used, to be realized. These microstructures, shown in
An object of this invention is to form temporary (such as “tack”) bonds or connections between stacked component pairs including die-to-die, die-to-wafer, and wafer-to-wafer configurations to allow alignment and/or quality inspection and/or component testing prior to permanent flip-chip bonding. This invention finds use in electronic packaging and integration applications that currently lack a temporary bonding technology to allow alignment and/or tilt inspection, and if necessary repair or adjustment, before final attachment, such as: 3D and 2.5D integration, heterogeneous integration of diverse semiconductors, optical alignment of optical devices, and/or hybridization processes. The advantages of temporary room temperature tack bonding include the following:
The present invention provides a novel device structure and process that enables temporary thermocompression bonding of microelectronic components (die-to-die, die-to-wafer, and wafer-to-wafer) to be performed at room temperature before final bonding. The method relies on knife-edge shaped device microstructures, one embodiment of which is coined “hashtags” because of their “#” like shape, that plastically deform under pressure at room temperature (or lower temperatures than generally used for thermocompression bonding) and form temporary attachment between components that can be separated or fully bonded using themselves or other bond pad structures in a subsequent step. The embodiment of knife-edge shaped device microstructures which can take on a “hashtag” configuration are the subject of U.S. patent application Ser. No. 17/356,386 filed 23 Jun. 2021 and entitled “Room Temperature Thermocompression Bonding using High Pressure Contacts”, the disclosure of which is hereby incorporated herein by reference.
The hashtag embodiment of the microstructures consists of arrays of rows of tapered metal microstructures that are preferably oriented perpendicularly during tack bonding to minimize the force needed to temporarily join the components. In current, prior art flip-chip bonding applications, thermocompression bonding of microelectronic components is a permanent process (all or nothing) and misaligned parts are not repairable. The hashtag bonding method does not require high pressures and high temperatures (>200° C.) to join metal surfaces, but rather uses low forces and room temperature condition, allowing inspection and handling to be performed before the permanent bonds are engaged by applying higher pressures and temperatures. Since the electrical contact pads are not necessarily engaged, repair of the temporarily tacked components can be separated without damage to the functional parts of the device.
Use of the hashtag embodiment of the knife-edge shaped microstructures in the present invention is preferred, but the present invention may use of embodiments of knife-edge shaped device microstructures in addition to the hashtag embodiment or in lieu of the hashtag embodiment.
Disclosed is a method for bonding two confronting electronic devices together wherein the two electronic devices are initially temporarily coupled together using a room temperature process with a plurality of knife-edge microstructures on at least a first one of the electronic devices engaging portions of the a second one of the electronic devices. The room temperature process involves applying a relatively low compressive force or pressure between the two electronic devices compared to the forces or pressures used in conventional flip-chip bonding. The first one of the electronic devices and the second one of the electronic devices also have traditional contact pads that are spaced from each other by a standoff distance when the devices are initially coupled together using the room temperature process. This allows for inspection of the two electronic devices while they are initially temporarily coupled together. If need be, the two can be separated at this stage for re-work After passing inspection, a relatively higher compressive force or pressure is applied between the two electronic devices to cause the standoff distance to decrease to zero and for the contact pads confronting each other on the confronting two electronic devices to weld thereby permanently bonding the two electronic devices together.
In one aspect the present invention provides a method for bonding two electronic devices together wherein the two electronic devices, dies or wafers are initially temporarily coupled together using a room temperature process with a plurality of knife-edge microstructures on at least a first one of the electronic devices, dies or wafers engaging portions of the a second one of the electronic devices by applying a relatively lower compressive force or pressure between the two electronic devices, dies or wafers, the first one of the electronic devices, dies or wafers and the second one of the electronic devices, dies or wafers also having contact pads that are spaced from each other by a standoff distance when the devices are initially coupled together using said room temperature process, thereby allowing for inspection of the two electronic devices, dies or wafers while they are initially temporarily coupled together but spaced apart by at least said standoff distance and thereafter applying a relatively higher compressive force or pressure between the two electronic devices, dies or wafers to cause the standoff distance to decrease to zero and for the contact pads confronting each other on the two electronic devices, dies or wafers to weld.
In another aspect the present invention provides a method of bonding two electronic devices together wherein the two electronic devices, dies or wafers are initially temporarily coupled together using a room temperature process with a plurality of knife-edge microstructures on each of the first one and the second one of the electronic devices, dies or wafers, the plurality of knife-edge microstructures on each of the first one and the second one of the electronic devices, dies or wafers engaging each other by applying a relatively lower compressive force or pressure between the two electronic devices, dies or wafers, the first one of the electronic devices, dies or wafers and the second one of the electronic devices, dies or wafers also having contact pads that are spaced from each other by a standoff distance when the devices are initially coupled together using said room temperature process, thereby allowing for inspection of the two electronic devices, dies or wafers while they are initially temporarily coupled together but spaced apart by at least said standoff distance and thereafter applying a relatively higher compressive force or pressure between the two electronic devices, dies or wafers to cause the standoff distance to decrease to zero and for the contact pads confronting each other on the two electronic devices, dies or wafers to weld.
In yet another aspect the present invention provides a method of making a thermo-compression bond between mating structures on first and second electronic components, dies or wafers, the method comprising: forming initial mating structures on the first electronic component, die or wafer as an array of microstructures that project in a direction essentially normal to a major surface of the first electronic component, die and/or wafer, the microstructures each terminating at an elongate edge or surface distal from the major surface of the first electronic component, die or wafer; forming additional mating structures on the first electronic component, die or wafer as an array of planar pads having a height extending way from said major surface of the first electronic component, die or wafer which is less than a height the array of microstructures projecting in said direction essentially normal to the major surface of the first electronic component, die or wafer of the above a major surface of the first electronic component, die or wafer; forming initial mating structures on the second electronic component, die or wafer as an array of structures arranged to mate with the array of microstructures that project in a direction essentially normal to the major surface of the first electronic component, die or wafer; forming additional mating structures on the second electronic component, die or wafer as an array of structures arranged to mate with additional mating structures on the first electronic component, die or wafer; applying an initial compressive pressure between the first and second electronic components, dies or wafers to cause the initial mating structures on the first and second electronic components, dies or wafers to weld temporarily; inspecting the first and second electronic components, dies or wafers whose initial mating structures are temporarily welded together; and applying a subsequent compressive pressure between the first and second electronic components, dies or wafers to cause the additional mating structures on the first and second electronic components, dies or wafers to weld.
In still yet another aspect the present invention provides an electronic component, die or wafer having a first array of structures that project in a direction essentially normal to a major surface of the electronic component, die or wafer, the microstructures each terminating at an elongate edge or surface distal from the major surface of the first electronic component, die or wafer spaced at a height h from said major surface and a second array of structures having flat, planar surfaces spaced at a height h′ from said major surface, the height h′ being no more than one half the height h.
The following description is presented to enable one of ordinary skill in the art to make and use the invention and to incorporate it in the context of particular applications. Various modifications, as well as a variety of uses in different applications will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to a wide range of embodiments. Thus, the present invention is not intended to be limited to the embodiments presented, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
In the following detailed description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. However, it will be apparent to one skilled in the art that the present invention may be practiced without necessarily being limited to these specific details. In other instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring the present invention.
The reader's attention is directed to (i) all papers and documents which are filed concurrently with this specification and which are open to public inspection with this specification (the contents of all such papers and documents are incorporated herein by reference) and (ii) all papers and documents which are otherwise incorporated by reference herein (but not physically filed with this specification).
All the features disclosed in this specification, (including any accompanying claims, abstract, and drawings) may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, each feature disclosed is one example only of a generic series of equivalent or similar features.
Furthermore, any element in a claim that does not explicitly state “means for” performing a specified function, or “step for” performing a specific function, is not to be interpreted as a “means” or “step” clause as specified in 35 U.S.C. Section 112, Paragraph 6. In particular, the use of “step of” or “act of” in the claims herein is not intended to invoke the provisions of 35 U.S.C. 112, Paragraph 6.
Temporary aligned “tack” bonding of microelectronic parts is not believed to be known in the prior art. While low temperature (friction bonding, seizing) solid-state bonding of metal surfaces has been well established and has been reported in the literature for over 50 years (even at low temperatures), a microfabrication process, with fine-pitch and fine-alignment capability, at room temperature, that allows for inspection and rework, if needed, is lacking. In this invention one embodiment of novel knife-edge microstructure contacts is disclosed that enables high local pressures to be applied and form weak temporary bond to be established at room temperature or stronger bonds (if higher pressures and temperatures are used). An embodiment of these microstructures, shown in
Thermocompression bonding is a type of solid state welding that establishes atomic-level bonding between two metal surfaces through intimate contact under pressure without the formation of a liquid phase. At room temperature for flat mating surfaces, large pressures are required to overcome surface asperities, and if oxides are present, to plastically deform the surface to break through hard oxide layers. Elevated temperatures are typically employed to soften the metals and offset the required pressure requirements for thermocompression bonding. The bonding structures disclosed herein utilize tapered microstructures 10, with sharp edges, disposed on chips, chiplets, dies or wafers 6, 8 (simply called dies or wafers herein) that localize the initial contact between the microstructures at the sharp pointed end areas (sub-μm2 in area) to induce large pressures at relatively low applied forces between the opposing dies or wafers 6, 8. This allows room temperature thermocompression bonding using common microelectronic contact metals such gold, copper, aluminum or other materials. The small contact areas of the preferably orthogonally oriented microstructures 10 enable enormous pressures to be established between the mating metal tip's surfaces 10KE during bonding of the microstructures 10 on opposing die or wafers 6, 8. At these pressures, significant plastic deformation of the microstructure occurs and allows local intimate atomic-level contact across their contacting interface. Because the knife-edge structures 10 are preferably sharp-edged and largely asperity free, no compression force of particular significance is required to overcome these types of barriers and elevated temperatures are not needed to soften the metal as the tips of the structures easily plastically deform when they contact one another.
One embodiment of the presently disclosed technology involves a structure that enables thermocompression bonding (die-to-die, die-to-wafer, and wafer-to-wafer, etc.) of microelectronic components (dies, wafers, integrated chips, etc.) and a related method using common interconnect metals (such as Au, Cu, Al, W and many other interconnection materials are also possible, including Pt, Pd, Ni, Co, Nb, Ti, TaN, and Ag, for example) to be performed at room temperature. The method relies on knife-edge shaped microstructures 10 that preferably plastically deform under pressure at room temperature and thereby form robust electrical contacts (as evidenced by high yielding daisy chain test circuits and robustness to temperature-cycling, see U.S. patent application Ser. No. 17/356,386 filed 23 Jun. 2021 with the title “Room Temperature Thermocompression Bonding using High Pressure Contacts”).
When compression bonding occurs, one die or wafer 6 (preferably bearing a plurality of knife-edge shaped microstructures 10) is brought into contact with an opposite die or wafer 8 (also preferably bearing a plurality of knife-edge shaped microstructures 10) preferably using, for example, a precision bonding machine, as is shown in
The knife edges 10KE of the three microstructures 10 coupled with die or wafer 6 shown in solid lines, are depicted as engaging the knife edges 10KE of the three microstructures 10 coupled with die or wafer 8 shown in dashed lines, at a right angle (or 90°). A right angle of engagement is desirable, but the knife edges 10KE of the microstructures 10 on one die or wafer may engage the knife edges 10KE of the microstructures 10 on an opposing die or wafer at some other angle than 90° should that be desirable. But the knife edges 10KE on one die or wafer 6 are preferably oriented perpendicularly to the knife edges 10KE on the mating die or wafer 8 to maximize the pressure applied at their knife edges 10KE. However, as mentioned, other orientation angles are possible with a range >0° to 90°. This more or less right-angle orientation of the knife edges 10KE of the three microstructures 10 shown in solid with respect to the knife edges 10KE of the three microstructures 10 shown in dashed lines may be referred to as a “hashtag” or “#” configuration or arrangement.
The number of contact pads 10B (with associated microstructures 10) utilized per die or wafer 6, 8 is also a matter of design choice. Some of the contact pads 10; (with associated microstructures 10) may be utilized for effecting electrical connections between the dies and wafers 6, 8 while others may be utilized simply for mechanical reasons of bonding the dies and wafers 6, 8 together. Typically, a die or wafer 6, 8 may have many contact pads 10; disposed thereon and each of the many contact pad 10B has at least one, but preferably two or more, microstructures 10 each of which has a knife edge 10KE disposed preferably parallel to each other on a given contact pads 10B. Each microstructure 10 has a major axis preferably disposed perpendicular (i) to a major surface of the contact pad 10; on which it is disposed and also (ii) to a major surface of the die or wafer 6, 8 on which its contact pad 10; is disposed.
The microstructures 10 may be formed of a metal selected from the group consisting of Au, Cu, Al, and W or alloys thereof or any of the other materials mentioned above. Moreover, combinations of relatively hard and relative soft metals may be utilized together in forming the microstructures 10 as shown, for example in
The knife-edge microstructures 10 on a die or wafer may be thermocompression bonded to knife-edge microstructures 10 on an opposite die or wafer by applying a compressive force or pressure in the z direction of
A method for making the hashtag embodiment of the knife-edge microstructures 10 of
A sharp knife-edge microstructure 10KE (as shown in
The blunt knife-edge 10KE embodiment (see the right-hand side of
Alternatively, knife-edge microstructure 10 may be formed of a stack of layers (see, for example, the embodiment of
The height h of the knife-edge microstructures 10 can be designed over a wide range (<0.1 μm-10 μm, for example) depending on the linewidth opening G size in the resist 14 that also defines the width of the base of the knife-edge microstructures 10 (compare
As an example of the utility of these knife-edge microstructures 10 for electronic integration and packaging applications, contacts using knife-edge microstructures 10 were created and patterned into large daisy chain arrays with links between the top and bottom chips formed by the room temperature thermocompression bonded contacts. The DC electrical resistance of the room temperature thermocompression formed daisy chain arrays are shown in FIG. 4 of U.S. patent application Ser. No. 17/356,386 filed 23 Jun. 2021 with the title “Room Temperature Thermocompression Bonding using High Pressure Contacts”. These arrays were robust to handling and did not require epoxy underfilling. These arrays were subjected to thermal cycling at cryogenic temperatures by immersion into liquid helium.
The microstructures 10 and process described above enables temporary thermocompression bonding of microelectronic components (die-to-die, die-to-wafer, and wafer-to-wafer) to be performed at room temperature before final bonding as evidenced by the fact that the temporary bonds can be undone, this is, debonded allowing the previously temporarily bonded die or wafers 6, 8 to be separated from each other. The bonding method relies on knife-edge shaped device microstructures 10 that plastically deform under modest applied pressure at room temperature and initially form temporary attachments (tack bonds) between components (such as die and/or wafers 6, 8) that can be separated or fully bonded using themselves or other bond pad structures in a subsequent step. The microstructures 10 disclosed herein have arrays of rows of tapered, sharp tip metal microstructures 10 that are preferably oriented perpendicularly during tack bonding to minimize the force needed to temporarily join the components (such as die or wafers 6, 8). In current flip-chip bonding applications, thermocompression bonding of microelectronic components is a permanent process (all or nothing) and misaligned parts are not repairable. The tack bonding process disclosed herein with respect to
A unique application of the knife-edge microstructures 10 described above is now described which that takes advantage of the ability of the knife-edge structures 10 to temporarily attach two dies or wafers 6, 8, using the room temperature bonding process described above, and standoff the bonding of neighboring conventional flat electrical bonding pads 20 until higher forces (and perhaps higher temperatures as well) are applied. This allows a low force precision bonder to the initially attachment the dies or wafers 6, 8 and the opportunity for inspection of same prior to permanent bonding either using the knife-edge structures (previously described herein) or using neighboring flat pads 20 that are not initially engaged as they then stand off from each other. The standoff feature of the knife-edge bonding is due to the difference in heights (see reference numeral 22 of
The height h of the knife-edge microstructures is governed by dimensions of the base portion thereof. As such, a variation in the heights h of a plurality of knife-edge microstructures formed at the same time are then governed by a variation of the dimensions of the base portions thereof. If openings in a mask used to form the plurality of knife-edge microstructures have a uniform size, then the heights h of the plurality of knife-edge microstructures deposited through such openings will be similarly uniform.
As is mentioned above,
Therefore,
This technology described above provides for the possibility of a number of advantages compared to more traditional bonding and inspection techniques:
First, the disclosed process has the ability make the microstructures 10 very small in size and closely spaced to one another (in the sub-micron pitch range) since the size and this spacing (pitch) limit are dictated by the lithography process being used. With the advance of technology, lithography processes have allowed finer and finer structures to be formed. The microstructures 10 can be formed without the need for seed layers, can be formed in a single deposition (even with multiple metals . . . see, for example the embodiment of
Second, the microstructures 10 can have a very sharp edge 10KE, so the compression force applied per tip or knife-edge 10KE when temporarily bonding chips, chiplets, dies or wafers 6, 8 together can be moderate (high yields have been demonstrated over the range of 6.8 to 47 mg-force per microstructure), the force at the knife edges 10KE of the microstructures 10 is magnified by their sharpness. The processing described herein allows the sharpness to be maintained since once knife-edges 10KE are formed, they need not be subjected to additional processing which could dull their original sharpness. And given the magnification of the force at the knife-edges 10KE, that means that less force is needed per microstructure 10 and hence more microstructures 10 may be utilized on a given chip, chiplet, die or wafer 6, 8 compared to more traditional methods. This is important since the bonding equipment (i.e., precision bonders or precision probe stations) typically are limited in the force that they can apply (for example, a FC300 precision bonder by SET Corporation SA has a 3000 kg limit). Moreover, the disclosed process is a single step process (evaporation, see
Third, the microstructures 10 exhibit very uniform heights h. The variation in height h has been determined to be <100 nm for a plurality of microstructures 10 formed during a single deposition process (which may involve multiple metals as shown in
Fourth, the microstructure 10 are preferably formed by an evaporation/deposition process rather an electroplating process (for example) which means that the microstructure 10 may be formed of metals that do not lend themselves to be electroplated, such as Ti. Also, an electroplating process may well yield a microstructure 10 with less sharp tips (knife-edges) 10KE than the desired evaporation/deposition process provides.
Fifth, the optional ability to engineer the mechanical properties of the probe tip or knife-edge 10KE by layering and over-coating the probe tip with multiple-layers of different metals (see
Sixth, the disclosed process uses a single lithography step and one deposition process, even with multiple metal such as in the embodiment if
Seventh, opposing knife-edge 10KE the microstructures 10 on the chips, chiplets, dies or wafers 6, 8 in the precision bonding equipment form weak metallurgical bonds with only a moderate compressive pressive applied between them at room temperature. This allows the temporarily bonded chips, chiplets, dies or wafers 6, 8 to be inspected (while spaced apart by the standoff distance 22) before applying elevated temperature and pressure in a less precision bonder to allow engagement and permanent bonding of the flat pads 20 via a conventional flip chip thermocompression permanent bonding process, as depicted by
The technology disclosed has manufacturing utility for a number of reasons:
Of course, the bonding of the microstructures 10 on opposing die or wafers 6, 8 need not necessarily stop with a temporary bond in order to allow inspection of the device under manufacture but may proceed directly to the formation of permanent bonds by applying higher pressures and/or temperatures.
The tack bonds using microstructures 10 described herein may be accomplished at room temperatures. It should be understood that the bonding temperature may be increased above room temperature if it is desirable, for example, to reduce even further the amount of pressure applied during such bonding.
The fact that the bonding described herein can be accomplished at room temperature has important benefits owing to the facts that: (1) temperature sensitive components (ex. infra-red detectors) can be bonded (hybridized) at room temperature using high performance (low resistivity, high strength) bond metals (Au, Cu, Al, W); (2) the process allows the metallurgical bonding of high melting point metals without heat at room temperature (including metals whose melting points are over 1000° C. (ex. Au (1063° C.), Cu (1084° C.)), (3) bonding process times are reduced compared to high temperature bonding methods by eliminating the ramp-up and ramp-down temperature sequences, (4) the knife-edge bond process allows rapid assembly of components in seconds by providing intimate surface contact through plastic deformation at high pressures and (5) with demonstrated fine-pitch capability (demonstrated <3 μm).
Having now described the invention in accordance with the requirements of the patent statutes, those skilled in this art will understand how to make changes and modifications to the present invention to meet their specific requirements or conditions. Such changes and modifications may be made without departing from the scope and spirit of the invention as disclosed herein.
The foregoing Detailed Description of exemplary and preferred embodiments is presented for purposes of illustration and disclosure in accordance with the requirements of the law. It is not intended to be exhaustive nor to limit the invention to the precise form(s) described, but only to enable others skilled in the art to understand how the invention may be suited for a particular use or implementation. The possibility of modifications and variations will be apparent to practitioners skilled in the art. No limitation is intended by the description of exemplary embodiments which may have included tolerances, feature dimensions, specific operating conditions, engineering specifications, or the like, and which may vary between implementations or with changes to the state of the art, and no limitation should be implied therefrom. Applicant has made this disclosure with respect to the current state of the art, but also contemplates advancements and that adaptations in the future may take into consideration of those advancements, namely in accordance with the then current state of the art. It is intended that the scope of the invention be defined by the Claims as written and equivalents as applicable. Reference to a claim element in the singular is not intended to mean “one and only one” unless explicitly so stated. Moreover, no element, component, nor method or process step in this disclosure is intended to be dedicated to the public regardless of whether the element, component, or step is explicitly recited in the Claims. No claim element herein is to be construed under the provisions of 35 U.S.C. Section 112, as it exists on the date of filing hereof, unless the element is expressly recited using the phrase “means for . . . ” and no method or process step herein is to be construed under those provisions unless the step, or steps, are expressly recited using the phrase “comprising the step(s) of . . . .”
Modifications, additions, or omissions may be made to the systems, apparatuses, and methods described herein without departing from the scope of the invention. The components of the systems and apparatuses may be integrated or separated. Moreover, the operations of the systems and apparatuses may be performed by more, fewer, or other components. The methods may include more, fewer, or other steps. Additionally, steps may be performed in any suitable order. As used in this document, “each” refers to each member of a set or each member of a subset of a set.
Hussain, Tahir, Brewer, Peter, Lopez, Aurelio, Naghibi Mahmoudabadi, Partia, Daniel, Erik
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
3812559, | |||
4912844, | Aug 10 1988 | Dimensional Circuits Corporation | Methods of producing printed circuit boards |
5032896, | Aug 31 1989 | Hughes Electronics Corporation | 3-D integrated circuit assembly employing discrete chips |
5161093, | Jul 02 1990 | Lockheed Martin Corporation | Multiple lamination high density interconnect process and structure employing a variable crosslinking adhesive |
5284548, | Mar 03 1993 | Microelectronics and Computer Technology Corporation; Minnesota Mining and Manufacturing Company | Process for producing electrical circuits with precision surface features |
5312765, | Jun 28 1991 | HE HOLDINGS, INC , A DELAWARE CORP ; Raytheon Company | Method of fabricating three dimensional gallium arsenide microelectronic device |
5324687, | Oct 16 1992 | Lockheed Martin Corporation | Method for thinning of integrated circuit chips for lightweight packaged electronic systems |
5353498, | Feb 08 1993 | Lockheed Martin Corporation | Method for fabricating an integrated circuit module |
5485038, | Jul 15 1993 | HE HOLDINGS, INC , A DELAWARE CORP ; Raytheon Company | Microelectronic circuit substrate structure including photoimageable epoxy dielectric layers |
5489554, | Jul 21 1992 | TALLY LOCH INVESTMENTS LLC | Method of making a 3-dimensional circuit assembly having electrical contacts that extend through the IC layer |
5545291, | Dec 17 1993 | Regents of the University of California, The | Method for fabricating self-assembling microstructures |
5609907, | Feb 09 1995 | SICPA HOLDING SA | Self-assembled metal colloid monolayers |
5751018, | Nov 22 1991 | The Regents of the University of California | Semiconductor nanocrystals covalently bound to solid inorganic surfaces using self-assembled monolayers |
5772905, | Nov 15 1995 | Regents of the University of Minnesota; MINNESOTA, REGENTS OF THE UNIVERSITY OF | Nanoimprint lithography |
5783856, | Dec 17 1993 | The Regents of the University of California | Method for fabricating self-assembling microstructures |
5800650, | Oct 22 1993 | MULTEK FLEXIBLE CIRCUITS, INC | Flexible multilayer printed circuit boards and methods of manufacture |
5824186, | Dec 17 1993 | CALIFORNIA, THE UNIVERSITY OF, REGENTS OF, THE | Method and apparatus for fabricating self-assembling microstructures |
5861670, | Oct 04 1979 | Fujitsu Limited | Semiconductor device package |
5877550, | Jul 31 1996 | Taiyo Yuden Co., Ltd. | Hybrid module and method of manufacturing the same |
5904545, | Dec 17 1993 | Regents of the University of California, The | Apparatus for fabricating self-assembling microstructures |
5929521, | Mar 26 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Projected contact structure for bumped semiconductor device and resulting articles and assemblies |
6037255, | May 12 1999 | Intel Corporation | Method for making integrated circuit having polymer interlayer dielectric |
6096386, | Sep 06 1996 | GLOBALFOUNDRIES Inc | Method of oriented depositing chemically defined bodies |
6130823, | Feb 01 1999 | OL SECURITY LIMITED LIABILITY COMPANY | Stackable ball grid array module and method |
6165911, | Dec 29 1999 | Method of patterning a metal layer | |
6294741, | Jul 10 1995 | Lockheed Martin Corporation | Electronics module having high density interconnect structures incorporating an improved dielectric lamination adhesive |
6296171, | Feb 23 1998 | Micron Technology, Inc. | Utilize ultrasonic energy to reduce the initial contact forces in known-good-die or permanent contact systems |
6326058, | Dec 24 1997 | GLOBALFOUNDRIES Inc | Device for patterning a substrate with patterning cavities |
6417025, | Apr 02 2001 | Ruizhang Technology Limited Company | Integrated circuit packages assembled utilizing fluidic self-assembly |
6479395, | Nov 02 1999 | Ruizhang Technology Limited Company | Methods for forming openings in a substrate and apparatuses with these openings and methods for creating assemblies with openings |
6500694, | Mar 22 2000 | INVENSAS BONDING TECHNOLOGIES, INC | Three dimensional device integration method and integrated device |
6507989, | Mar 13 1997 | HARVARD COLLEGE, PRESIDENT AND FELLOWS OF | Self-assembly of mesoscale objects |
6541346, | Mar 20 2001 | RJM SEMICONDUCTOR L L C | Method and apparatus for a self-aligned heterojunction bipolar transistor using dielectric assisted metal liftoff process |
6579463, | Aug 18 2000 | Regents of the University of Colorado, The | Tunable nanomasks for pattern transfer and nanocluster array formation |
6586338, | Nov 02 1999 | Ruizhang Technology Limited Company | Methods for creating elements of predetermined shape and apparatus using these elements |
6611237, | Nov 30 2000 | Regents of the University of California, The | Fluidic self-assembly of active antenna |
6652808, | Nov 07 1991 | GAMIDA FOR LIFE, B V | Methods for the electronic assembly and fabrication of devices |
6656568, | May 28 1999 | Regents of the University of Colorado, The | Ordered arrays of nanoclusters |
6657289, | Jul 13 2001 | Ruizhang Technology Limited Company | Apparatus relating to block configurations and fluidic self-assembly processes |
6727579, | Nov 16 1994 | FormFactor, Inc. | ELECTRICAL CONTACT STRUCTURES FORMED BY CONFIGURING A FLEXIBLE WIRE TO HAVE A SPRINGABLE SHAPE AND OVERCOATING THE WIRE WITH AT LEAST ONE LAYER OF A RESILIENT CONDUCTIVE MATERIAL, METHODS OF MOUNTING THE CONTACT STRUCTURES TO ELECTRONIC COMPONENTS, AND APPLICATIONS FOR EMPLOYING THE CONTACT STRUCTURES |
6946322, | Jul 25 2002 | HRL Laboratories, LLC | Large area printing method for integrating device and circuit components |
7105376, | Jul 25 2003 | HRL Laboratories, LLC | Self-location method and apparatus |
7223635, | Jul 25 2003 | HRL Laboratories, LLC | Oriented self-location of microstructures with alignment structures |
7622813, | Jul 25 2003 | HRL Laboratories, LLC | Oriented self-location of microstructures with alignment structures |
20020005294, | |||
20020019068, | |||
20020045030, | |||
20030062123, | |||
20030068519, | |||
20030112576, | |||
20030140317, | |||
20040016998, | |||
20050012191, | |||
20070132097, | |||
20080185705, | |||
20100032832, | |||
20120279287, | |||
20130106453, | |||
20160084882, | |||
20160111387, | |||
20170010315, | |||
20170048976, | |||
20180096988, | |||
20210063439, | |||
20210399184, | |||
EP982385, | |||
JP10022338, | |||
WO133300, | |||
WO2010141264, | |||
WO2008151301, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 23 2021 | HRL Laboratories, LLC | (assignment on the face of the patent) | / | |||
Jun 30 2021 | BREWER, PETER | HRL Laboratories, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 061912 | /0934 | |
Jul 02 2021 | LOPEZ, AURELIO | HRL Laboratories, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 061912 | /0934 | |
Jul 06 2021 | MAHMOUDABADI, PARTIA NAGHIBI | HRL Laboratories, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 061912 | /0934 | |
Jul 27 2021 | HUSSAIN, TAHIR | HRL Laboratories, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 061912 | /0934 | |
Jul 30 2021 | DANIEL, ERIK | HRL Laboratories, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 061912 | /0934 |
Date | Maintenance Fee Events |
Jun 23 2021 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Aug 06 2027 | 4 years fee payment window open |
Feb 06 2028 | 6 months grace period start (w surcharge) |
Aug 06 2028 | patent expiry (for year 4) |
Aug 06 2030 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 06 2031 | 8 years fee payment window open |
Feb 06 2032 | 6 months grace period start (w surcharge) |
Aug 06 2032 | patent expiry (for year 8) |
Aug 06 2034 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 06 2035 | 12 years fee payment window open |
Feb 06 2036 | 6 months grace period start (w surcharge) |
Aug 06 2036 | patent expiry (for year 12) |
Aug 06 2038 | 2 years to revive unintentionally abandoned end. (for year 12) |