A process for producing a semiconductor device by which the minority carrier lifetime can be selectively changed in a semiconductor device. A radiation beam is irradiated onto the surface of a semiconductor substrate to shorten the minority carrier lifetime. Then ions are selectively implanted into a region in which the minority carrier lifetime is to be recovered. Finally, the resultant structure is annealed.
|
1. A process for producing a semiconductor device, comprising the steps of:
irradiating with a radiation beam the entire surface of a semiconductor substrate having a p-n junction, thereby shortening a minority carrier lifetime; selectively implanting ions in a region wherein the minority carrier lifetime is to be recovered; and annealing the resultant structure.
7. A process for producing a semiconductor device, comprising the steps of:
irradiating with a radiation beam the entire surface of a semiconductor substrate having a p-n junction, thereby shortening a minority carrier lifetime; selectively implanting silicon ions in a region wherein the minority carrier lifetime is to be recovered; and annealing the resultant structure.
3. The process according to
4. The process according to
5. The process according to
6. The process according to
|
1. Field of the Invention
The present invention relates to a semiconductor device and a process for producing the same.
2. Description of the Prior Art
Conventionally, in order to shorten a minority carrier lifetime in the manufacture of silicon diodes, transistors, and thyristors which require high-speed switching characteristics, either an impurity such as Au is diffused in a semiconductor substrate or an electron beam is irradiated on the semiconductor substrate. The electron beam irradiation technique is frequently used because the process is easy to control. When the semiconductor substrate is irradiated with an electron beam, crystal defects occur therein. The crystal defects serve as recombination sites for capturing the minority carriers, so that the minority carrier lifetime is shortened. The change in the lifetime of the minority carriers due to electron beam irradiation is given by:
1/Δτ=1/τ-1/τ0 =RσVth φ=Kφ Ne=Rφ·(1/τ)=σVth Ne . . . (1)
where
τ0 : the minority carrier lifetime before electron beam irradiation
τ: the minority carrier lifetime after electron beam irradiation
R: the introduction ratio of the recombination centers introduced by electron beam irradiation
σ: the capture cross section of the recombination center
Vth : the thermal carrier velocity
K: the damage coefficient due to use of the electron beam
Ne: the recombination center density (cm-2)
φ: the electron beam irradiation dose (cm-2)
As is apparent from the above equation, the term 1/Δτ can be freely controlled by changing the electron beam irradiation dose φ.
However, electron beam irradiation can only be conventionally performed in units of wafers or chips (semiconductor devices). Therefore, the minority carrier lifetime cannot be selectively controlled within a single semiconductor device.
It is, therefore, an object of the present invention to provide a process for producing a semiconductor device wherein a minority carrier lifetime can be selectively controlled within a single semiconductor device.
According to the process of the present invention, a radiation beam is irradiated onto a major surface of a semiconductor substrate having at least one p-n junction, so as to shorten the minority carrier lifetime. Thereafter, ions are selectively doped in a region where a longer minority carrier lifetime is to be recovered. The semiconductor substrate is then heated to selectively recover a longer minority carrier lifetime at the doped region.
According to the present invention, the minority carrier lifetime can be selectively and arbitrarily controlled within a single semiconductor device.
FIGS. 1 to 4 are sectional views for explaining a process of the present invention; and
FIG. 5 is a graph showing the recovery mode of the minority carrier lifetime.
A preferred embodiment of the present invention will now be described in detail with reference to the accompanying drawings.
As shown in FIG. 1, a substrate 10 made of a semiconductor material such as silicon and gallium arsenide is prepared. The substrate 10 has a region (referred to hereinafter as a lifetime shortening region) 12 wherein a minority carrier lifetime is to be shortened, in which a bipolar analog circuit, for example, is formed. The substrate 10 also has a region (referred to hereinafter as a lifetime recovery region) 14 in which a longer minority carrier lifetime is to be recovered and a MOS digital circuit, for example, is formed therein.
As shown in FIG. 2, a radiation beam 16 such as an α-ray, a γ-ray, an electron beam, an X-ray, and a neutron beam is used to irradiate the entire surface of the semiconductor substrate 10. By this operation, crystal defects (recombination sites) are formed in the semiconductor substrate, so that minority carriers are captured therein. As a result, the minority carrier lifetime is shortened throughout the entire area of the semiconductor substrate 10. The relation between the irradiation dose and a change in the minority carrier lifetime is given by equation (1). For example, when an electron beam is used to irradiate the substrate 10 having a resistivity ρ of 150 Ωcm and a minority carrier lifetime of 80 μs at an irradiation energy EA =1.0 MeV and at a dose φe =1×1014 cm-2, the minority carrier lifetime can be greatly shortened to about 5 μs. The minority carrier lifetime can be arbitrarily controlled in accordance with required types of semiconductor products. In the IC manufacturing process, an electron beam is used to irradiate the substrate normally at a dose of 1×1013 to 1×1014 cm-2.
Thereafter, as shown in FIG. 3, the surface of the semiconductor substrate, excluding the lifetime recovery region 14, is selectively covered with a mask 18. A preferred mask is a photoresist film, a metal film such as Al, Mo, W or the like, an SiO2 film, or an SiN film. This selective covering may be performed by a well-known photoetching technique such that a mask is first formed to cover the entire surface of the substrate 10, and is then selectively etched at the portion which covers the lifetime recovery region 14.
As shown in FIG. 4, ions 20 are then implanted into the entire surface of the resultant structure. As a result, ions are doped only in the lifetime recovery region 14 which is not covered by the mask 18. Si ions perform best but, if an n or p type conductivity is desired P, B, Al, Ga, As, Sb ions can be doped. When a GaAs semiconductor is used, Si, Zn, or S ions can be implanted. The implanting energy (acceleration voltage) and dose of the ions can be arbitrarily determined in accordance with the depth of the lifetime recovery region 14 and a desired minority carrier lifetime. For example, the implanting energy can be 1 MeV and the dose can be 1×1013 cm-2.
The resultant structure is then thermally annealed. Annealing can be performed by irradiating a laser beam, electron beam, or ion beam, or by using a furnace. A getter site is formed in the ion-implanted portion. As a result, the crystal defects which arose during the radiation beam irradiation are absorbed by the getter site and disappear, and thereby the minority carrier lifetime is recovered. The degree of thermal annealing can be arbitrarily selected in accordance with the desired lifetime. Therefore, by regulating the ion doping dose and the annealing conditions, the recovered minority carrier lifetime in the lifetime recovery region 14 can be completely controlled.
Through the process described above, a lifetime recovery region can be formed in the lifetime-shortened semiconductor substrate. The mask 18 can be removed any time after ion implantation is performed.
An electron beam was used to irradiate a semiconductor substrate having a resistivity of 150 Ωcm, at an irradiation energy of 1.0 MeV and at a dose φe of 1×1014 cm-2. Si ions were doped at an acceleration voltage of 1 MeV varying ion implanting dose levels. Laser annealing was then performed using a 20-kHz, 10-W YAG laser (CW) having a scanning velocity of 0.8 cm/sec. The results obtained on the relationship between the Si ion implanting dose and the minority carrier lifetime are illustrated in FIG. 5.
Meanwhile, an electron beam was used to irradiate a semiconductor substrate having a resistivity of 150 Ωcm, at an irradiation energy of 1.0 MeV and at a dose φe of 1×1014 cm-2. The resultant structure was thermally annealed at a temperature of 300°C The relationship between the annealing time and the minority carrier lifetime was tested. The results are also shown in FIG. 5.
As is apparent from FIG. 5, it was found that the minority carrier lifetime can be completely recovered by Si ion implantation. Conversely, when ion implantation is not performed, the minority carrier lifetime cannot be substantially recovered, even if annealing is performed.
According to the process of the present invention described above, the minority carrier lifetime can be selectively and arbitrarily controlled within a single semiconductor device. Therefore, when the process of the present invention is applied to manufacture of a semiconductor device having both a MOS digital circuit and a bipolar analog circuit, the MOS digital circuit can be formed in a region having a long minority carrier lifetime so as to improve the frequency characteristics, and the bipolar analog circuit can be formed in a region having a short minority carrier lifetime so as to improve the switching characteristics. Furthermore, such problems as soft error caused by α-rays, and erroneous memory operation caused by minority carriers generated by impact ionization have recently occurred in MOSLSI. However, these problems can be solved by the process of the present invention. In a charge-coupled device image sensor, noise caused by light leakage (called a light leakage phenomenon) from a portion excluding a light-receiving portion, and clock noise from minority carriers electrically injected from a peripheral circuit can be eliminated. Furthermore, spectral and resolution characteristics can be improved. In addition to the above advantages, the present invention can be applied to prevent the latch-up phenomenon in a CMOS device.
Yonezawa, Toshio, Kinoshita, Hiroshi, Hiraki, Shunichi, Kumamaru, Kuniaki, Koguchi, Shigeo
Patent | Priority | Assignee | Title |
4684413, | Oct 07 1985 | Fairchild Semiconductor Corporation | Method for increasing the switching speed of a semiconductor device by neutron irradiation |
4732874, | Oct 15 1986 | Delphi Technologies Inc | Removing metal precipitates from semiconductor devices |
5510274, | Aug 19 1987 | Mitsubishi Denki Kabushiki Kaisha | Method of controlling a carrier lifetime in a semiconductor switching device |
8124501, | May 07 2008 | Sumco Corporation | Method of producing semiconductor wafer |
Patent | Priority | Assignee | Title |
4047976, | Jun 21 1976 | Motorola, Inc. | Method for manufacturing a high-speed semiconductor device |
4230791, | Aug 26 1977 | General Electric Company | Control of valley current in a unijunction transistor by electron irradiation |
4240844, | Dec 22 1978 | Westinghouse Electric Corp. | Reducing the switching time of semiconductor devices by neutron irradiation |
4249962, | Sep 11 1979 | AT & T TECHNOLOGIES, INC , | Method of removing contaminating impurities from device areas in a semiconductor wafer |
4318750, | Dec 28 1979 | Micron Technology, Inc | Method for radiation hardening semiconductor devices and integrated circuits to latch-up effects |
4328610, | Apr 25 1980 | Unisys Corporation | Method of reducing alpha-particle induced errors in an integrated circuit |
4332627, | Apr 30 1979 | International Business Machines Corporation | Method of eliminating lattice defects in a semiconductor device |
4392893, | Nov 17 1980 | Texas Instruments Incorporated | Method for controlling characteristics of a semiconductor integrated by circuit X-ray bombardment |
4415373, | Nov 17 1981 | Allied Corporation | Laser process for gettering defects in semiconductor devices |
GB2070328, | |||
JP150239, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 30 1983 | HIRAKI, SHUNICHI | TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP OF JAPAN | ASSIGNMENT OF ASSIGNORS INTEREST | 004176 | /0686 | |
Aug 30 1983 | KINOSHITA, HIROSHI | TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP OF JAPAN | ASSIGNMENT OF ASSIGNORS INTEREST | 004176 | /0686 | |
Sep 01 1983 | KUMAMARU, KUNIAKI | TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP OF JAPAN | ASSIGNMENT OF ASSIGNORS INTEREST | 004176 | /0686 | |
Sep 01 1983 | KOGUCHI, SHIGEO | TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP OF JAPAN | ASSIGNMENT OF ASSIGNORS INTEREST | 004176 | /0686 | |
Sep 06 1983 | YONEZAWA, TOSHIO | TOKYO SHIBAURA DENKI KABUSHIKI KAISHA, A CORP OF JAPAN | ASSIGNMENT OF ASSIGNORS INTEREST | 004176 | /0686 | |
Sep 13 1983 | Tokyo Shibaura Denki Kabushiki Kaisha | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jun 17 1988 | ASPN: Payor Number Assigned. |
Nov 22 1988 | M173: Payment of Maintenance Fee, 4th Year, PL 97-247. |
Sep 24 1992 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 26 1996 | M185: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 04 1988 | 4 years fee payment window open |
Dec 04 1988 | 6 months grace period start (w surcharge) |
Jun 04 1989 | patent expiry (for year 4) |
Jun 04 1991 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 04 1992 | 8 years fee payment window open |
Dec 04 1992 | 6 months grace period start (w surcharge) |
Jun 04 1993 | patent expiry (for year 8) |
Jun 04 1995 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 04 1996 | 12 years fee payment window open |
Dec 04 1996 | 6 months grace period start (w surcharge) |
Jun 04 1997 | patent expiry (for year 12) |
Jun 04 1999 | 2 years to revive unintentionally abandoned end. (for year 12) |