A TTL to cml input buffer and conversion apparatus having a schmitt trigger to receive a TTL logic signal and apply the logic signal levels to a cml gate unit. The logic levels of the TTL signal are converted by the cml gate unit into cml logic signals.
|
1. An input buffer apparatus comprising in combination:
a cml gate having a first and second input, said first input receiving a voltage reference signal, said cml gate providing a first and second output signal, which are respectively complementary, and, a hysteresis means operatively connected to said first input of said cml gate, said hysteresis means receiving a logic signal at its input, when said logic signal is low, said hysteresis means applies a trigger signal to said second input of said cml gate which is lower than said voltage reference signal and thus causes said first output signal to become a logical zero, when said logic signal is high, said hysteresis means applies a trigger signal to said second input of said cml gate which is higher than said voltage reference signal and thus causes said first signal to become a logical one, said hysteresis means comprises a schmitt trigger.
2. An input buffer apparatus as described in
3. An input buffer apparatus as described in
4. An input buffer apparatus as described in
5. An input buffer apparatus as described in
6. An input buffer apparatus as described in
|
|||||||||||||||||||||||||||
The invention described herein may be manufactured and used by or for the Government for governmental purposes without the payment of any royalty thereon.
The present invention relates broadly to an input buffer apparatus, and in particular to a Schmitt-triggered TTL to CML input buffer apparatus.
The state of the art of input buffer apparatus is well represented and alleviated to some degree by the prior art apparatus and approaches which are contained in the following U.S. Pat. Nos.:
U.S. Pat. No. 4,607,177 issued to Lechner on Aug. 19, 1986;
U.S. Pat. No. 4,719,369 issued to Denda on Jan. 12, 1988;
U.S. Pat. No. 4,737,663 issued to Varadarajan on Apr. 12, 1988;
U.S. Pat. No. 4,783,607 issued to Hsieh on Nov. 8, 1988; and
U.S. Pat. No. 4,806,800 issued to Khan on Feb. 21, 1989.
The Lechner patent describes a circuit arrangement for level conversion of TTL-logic levels to ECL-logic levels with at least one emitter-coupled current switch having an input addressable by TTL-logic levels and an output from which ECL-logic levels can be taken off, including a first current switch formed of two emitter-coupled npn-transistors and a second current switch formed of two emitter-coupled pnp-transistors.
The Denda patent is directed to a B-MOS implementation of a Schmitt trigger circuit with an improved switching speed.
The Varadarajan patent discloses a current source arrangement for three-level emitter-coupled logic and four-level current mode logic which utilizes a low drop current source that is incorporated in the series-gated arrangement.
The Hsieh patent discusses a TTL/CMOS compatible input buffer circuit which utilizes a Schmitt trigger input buffer stage and a reference voltage generator. In the TTL mode, the reference voltage generator supplies a reference voltage having a level that forces the trigger point of the Schmitt trigger to a predetermined value. In the CMOS mode, the reference voltage generator is disabled and a voltage equal to the power supply voltage is provided to the Schmitt trigger.
The Khan patent describes a high speed low power electrical circuit for converting true TTL level signals to true ECL level signals. The circuit only has a single buffer delay with some small additional delay due to an input emitter follower stage.
While the above-cited prior art patents are instructive, it is clear that a need remains to provide a TTL to CML input buffer apparatus which solves the shortcomings of the prior art. The present invention is intended to satisfy that need.
The present invention utilizes a hysteresis circuit as the input to a current mode logic (CML) gate which generates its own reference level. The hysteresis circuit comprises a Schmitt trigger which utilizes a pair of Schottky transistors.
It is one object of the present invention therefore, to provide an improved Schmitt-triggered TTL to CML input buffer apparatus.
It is another object of the invention to provide an improved Schmitt-triggered TTL to CML input buffer apparatus wherein an hysteresis circuit is utilized as the input to the CML gate.
It is still another object of the invention to provide an improved Schmitt-triggered TTL to CML input buffer apparatus which utilizes a CML gate that generates its own reference level.
It is yet another object of the invention to provide an improved Schmitt-triggered TTL to CML input buffer apparatus wherein the hysteresis circuit is formed by a pair of Schottky transistors.
It is still another object of the invention to provide an improved Schmitt-triggered TTL to CML input buffer apparatus which receives a TTL level signal and converts it to a CML level signal as an output.
These and other advantages, objects and features of the invention will become more apparent after considering the following description taken in conjunction with the illustrative embodiment in the accompanying drawings.
FIG. 1 is a schematic diagram of a Schmitt-triggered TTL to CML input buffer apparatus according to the present invention.
Referring now to FIG. 1, there is shown a schematic diagram of the Schmitt-triggered TTL to CML input buffer apparatus which receives a TTL signal, Vin at the emitter of input transistor, Q1. The collector of input transistor, Q1 is connected by resistor R1 to power supply VCC CML. The base of input transistor Q1 which is connected to the collector of input transistor Q1 is also connected to the base of Schottky transistor QS1. Schottky transistors QS1, QS2 comprise the hysteresis circuit which have their emitters connected to resistor R7. The collector of transistor QS1 is connected to the base of transistor QS2 and one side of resistor R2 which is connected to the power supply VCC CML. The CML gate which comprises transistors Q2, Q3 and Q4, receives an input signal at the base of transistor Q2 and a reference voltage, Vref is connected to the base of transistor Q3.
The invention, shown in FIG. 1, is a CML gate that generates its own reference level and has a hysteresis circuit on the input. The input signal to the circuit is Vin and the output signals are Q and Qn, Q being the non-inverting output and Qn being the inverting output.
The internally generated reference voltage, Vref, is generated by a simple resistor divider network which is formed by resistors R6 and R1O. The buffered input signal Vin' which is applied to the CML gate input is compared to the reference voltage, Vref. When no current is being pulled through resistor R3 by the hysteresis circuit, Vin' is simply a resistor divider network which comprises resistors R3 and R8. Resistors R3 and R8 are ratioed such that Vin' is higher than Vref.
The Schottky transistors QS1 and QS2 in conjunction with resistors R7 and R2 form the hysteresis circuit. When the input signal Vin is low, transistor QS1 is off and transistor QS2 is on. When transistor QS2 is on, it causes extra current to be pulled through resistor R3, thus causing the voltage Vin' to be lower than Vref, and therefore node Q is pulled low and transmits a CML logic zero. Resistor R7 is chosen such that the voltage Vt is at the threshhold voltage for the input that is desired to turn transistor QS1 on. This threshold voltage is around 1.8 volts.
When input signal Vin is high, transistor QS1 is on and transistor QS2 is off. Transistor QS2 is no longer pulling extra current through resistor R3, so voltage Vin' is higher than the voltage Vref, therefore node Q rises to the supply voltage, VCC CML and transmits a CML logic one. The ratio of resistor R2 to resistor R7 is set such that voltage Vt is at the voltage desired for input signal Vin to be at to turn transistor QS1 off. This threshold voltage is around 0.8 volts.
The hysteresis effect is achieved by making sure that when input signal Vin is high, the voltage at Vt, which determines the trigger point, is lower than it is when input signal Vin is low.
Although the invention has been described with reference to a particular embodiment, it will be understood by those skilled in the art that the invention is capable of a variety of alternative embodiments within the spirit and scope of the appended claims.
| Patent | Priority | Assignee | Title |
| 5105106, | Sep 11 1989 | Siemens Aktiengesellschaft | Circuit configuration for converting TTL-level signals into CML or ECL-level signals |
| 6429691, | Dec 29 2000 | International Business Machines Corporation | Differential-input circuit |
| Patent | Priority | Assignee | Title |
| 4607177, | May 07 1982 | Siemens Aktiengesellschaft | Circuit arrangement for conversion TTL logic signals to ECL logic signals |
| 4612460, | Oct 18 1982 | U S PHILIPS CORPORATION 100 EAST 42ND ST , NEW YORK, NY 10017 A CORP OF DE | Circuit for translating signal levels between a logic of the saturated type and a logic of the non-saturated type |
| 4719367, | Jan 22 1986 | NEC Electronics Corporation | Schmitt trigger circuit |
| 4737663, | Mar 01 1984 | RPX Corporation | Current source arrangement for three-level emitter-coupled logic and four-level current mode logic |
| 4783607, | Nov 05 1986 | XILINX, Inc.; XILINX, INC , A CA CORP | TTL/CMOS compatible input buffer with Schmitt trigger |
| 4806800, | Nov 20 1987 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | TTL-to-ECL input translator/driver circuit |
| 4812676, | Dec 21 1987 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Current mode logic switching circuit having a Schmitt trigger |
| 4868423, | May 02 1988 | Motorola, Inc. | Current mode logic gate |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Mar 28 1990 | Honeywell, Incorporated | UNITED STATES OF AMERICA, THE, AS REPRESENTED BY THE SECRETARY OF THE AIR FORCE | ASSIGNMENT OF ASSIGNORS INTEREST | 005581 | /0215 | |
| Mar 30 1990 | The United States of America as represented by the Secretary of the Air | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Nov 22 1994 | REM: Maintenance Fee Reminder Mailed. |
| Apr 16 1995 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| Apr 16 1994 | 4 years fee payment window open |
| Oct 16 1994 | 6 months grace period start (w surcharge) |
| Apr 16 1995 | patent expiry (for year 4) |
| Apr 16 1997 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Apr 16 1998 | 8 years fee payment window open |
| Oct 16 1998 | 6 months grace period start (w surcharge) |
| Apr 16 1999 | patent expiry (for year 8) |
| Apr 16 2001 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Apr 16 2002 | 12 years fee payment window open |
| Oct 16 2002 | 6 months grace period start (w surcharge) |
| Apr 16 2003 | patent expiry (for year 12) |
| Apr 16 2005 | 2 years to revive unintentionally abandoned end. (for year 12) |