The collector-top type transistor according to the present invention has at least principal semiconductor layers of an emitter layer, tunnel barrier layers having electron affinities smaller than those of the emitter and a base, the base layer, and a collector layer formed in the above-mentioned order on a semiconductor substrate in which the injection of the minority carriers from the emitter to the base is controlled by the tunneling mechanism via the tunnel barrier layer where the film thickness of the tunnel barrier layer in the extrinsic transistor region is regulated to be larger than that in the intrinsic transistor region.
|
1. A semiconductor device comprising:
a substrate; an emitter layer formed on said substrate; a first barrier layer formed on said emitter layer with an area smaller than said emitter layer; a second barrier layer formed on said emitter layer, said second barrier layer being in lateral contact with said first barrier layer, and having a film thickness greater than that of said first barrier layer through which electric carriers substantially do not permeate by tunneling effect; a base layer formed on said first barrier layer, said first and second barrier layers having an electron affinity smaller than that of said emitter layer and said base layer, and said first barrier layer having a thickness through which electric carriers may permeate to said base layer by tunneling effect; a base contact layer formed on said second barrier layer, said base contact layer being in contact with said base layer; a collector layer formed on said base layer; an emitter electrode formed electrically connected to said emitter layer; a base electrode formed electrically connected to said base contact layer; and a collector electrode formed electrically connected to said collector layer.
9. A semiconductor device comprising:
substrate; an emitter layer formed on said substrate; a first barrier layer formed on said emitter layer, said first barrier layer having an electron affinity smaller than that of said emitter layer and a thickness through which electric carriers may permeate by tunneling effect; a second barrier layer formed on said first barrier layer, said second barrier layer having an electron affinity smaller than that of said emitter layer, a total thickness of said first and second barriers is such that electric carriers substantially do no permeate by tunneling effect; a base contact layer formed on said second barrier layer; a hole formed in said second barrier layer and said base contact layer, said hole exposing said first barrier layer; a base layer formed on said exposed first barrier layer, extending over said second barrier layer exposed to said hole and said base contact layer, said base layer having an electron affinity larger than that of said first barrier layer and second barrier layer; a collector layer formed on said base layer; a first electrode formed electrically connected to said emitter layer; a second electrode formed electrically connected to said base contact layer; and a third electrode formed electrically connected to said collector layer.
2. A semiconductor device as claimed in
3. A semiconductor device as claimed in
4. A semiconductor device as claimed in
5. A semiconductor device as claimed in
6. A semiconductor device as claimed in
7. A semiconductor device as claimed in
8. A semiconductor device as claimed in
10. A semiconductor device as claimed in
11. A semiconductor device as claimed in
|
|||||||||||||||||||||||||
1. Field of the Invention
The present invention relates to collector-top type transistors, and more particularly to collector-top type transistors having the tunneling emitter structure.
2. Discussion of the Related Art
A variety of diversified high performance semiconductor devices are being realized in recent years as a result of advancement of the growth technology of multilayered thin film crystals of compound semiconductors. Among these, semiconductor devices generically termed the tunneling emitter transistors (TETs) equipped with an electron injection mechanism which utilizes the transmission plenomenon of the electron through a potential barrier by virtue of the quantum mechanical tunneling effect are being expected to be promising as the super-high speed semiconductor devices. The electron injection mechanism has a noteworthy significance in the semiconductor field having such aspects as it is applicable to heterojunction bipolar transistors (HBTs) and hot electron transistors (HETs) that are drawing attention as the next generation super-high speed devices, and further that it becomes possible to endow these devices with various kinds of functions by utilizing the resonance tunneling phenomenon obtainable by laminating a plurality of barrier layers.
Preparatory to a detailed description of the present invention, the conventional TET will be illustrated by using FIG. 1 and FIG. 2. As a common element which significantly limits the high speed performance of vertical semiconductor devices consisting basically of an emitter, a base, and a collector, one may mention the parasitic base-collector capacitance. In order to suppress the parasitic capacitance to a possible minimum, it has been known that the collector-top type device in which the collector is positioned above the emitter is more advantageous than the emitter-top type device with reversed arrangement. The emitter-top type device shown in FIG. 1 has a bipolar transistor structure in which the semiconductor layers of n+ -GaAs as a collector contact layer 7, n- -GaAs as a collector layer 6, p+ -GaAs as a base layer 5, i-Al0.5 Ga0.5 As as a tunnel barrier layer 4, n-GaAs as an emitter layer 3, and n+ -GaAs as an emitter contact layer 2 are laminated sequentially on a semi-insulating semiconductor substrate 1. Such an emitter-top type TET has been disclosed in Japanese Patent Application Laid-Open No. 62-130561.
In this case, the base-collector capacitance that is generated in the plane of the base-collector junction is not limited to the intrinsic transistor region 18 but extended even to the extrinsic transistor region 19, so that the large value of the base-collector capacitance restricts the high-speed performance of the TET to a great extent.
On the other hand, in the case of the collector-top type device shown in FIG. 2, the order of lamination of the semiconductor layers is the opposite to that of the emitter-top type device. The base-collector capacitance is generated solely from the intrinsic transistor region 18 so that a substantial improvement of the high-speed performance might be expected.
However, while the device structure of the collector-top type has an advantage of suppressing the parasitic base-collector capacitance to a possible minimum, carrier (electron in this example) injection from the emitter to the base takes place as may be seen from FIG. 2 not only in the intrinsic transistor region 18 (area designated by an electron 17a in the figure) but also in the extrinsic transistor region 19 (area designated by electrons 17b in the figure). Electrons injected through the latter region not only do not contribute to the transistor operation but reduce the current gain to a large extent, which has been a drawback of the collector-top type device structure.
Accordingly, it is an object of the present invention to provide collector-top type TETs which do not give rise to a deterioration of the current gain by making an active use of the characteristic features of the tunneling injection mechanism in view of the above-mentioned drawbacks.
The semiconductor device according to the present invention includes a substrate, an emitter layer formed on the substrate, a base layer formed on a first portion of the emitter layer, a first barrier layer formed between the emitter layer and the base layer, the first barrier layer having an electron affinity smaller than those of the emitter layer and the base layer, a second barrier layer formed on a second portion of the emitter layer, the second barrier layer being in contact with the first barrier layer, having an electron affinity smaller than those of the emitter layer and the base layer, and having a film thickness greater than that of the first barrier layer, a base contact layer formed on the second barrier layer, the base contact layer being in contact with the base layer, a collector layer formed on the base layer, an emitter electrode connected to the emitter layer, a base electrode connected to the base contact layer, and a collector electrode connected to the collector layer.
The probability T for an electron (or hole) to tunnel through a tunnel barrier layer may be represented when T is sufficiently small composed with unity by
T≈exp(-2∫[2m* (V(x)-E)/n2 ]1/2 dx),
when m* is the effective mass of the electron (or hole), V(x) is the value of the potential energy that depends on the position x in the direction perpendicular to a layer in the tunnel barrier layer, E is the energy of the electron (or hole), and n is the Planck's constant. If it can be assumed that the potential within the barrier layer has a constant value Vo, the tunneling probability T becomes T≈exp (-W(m* Vo)178 /A) (where A is a constant so that it will be seen that T decreases exponentially as the thickness W of the barrier layer or the effective mass of the carrier (electron or hole) that tunnels through the barrier layer gets large. In the transistor of the present invention, the thickness of the tunnel barrier layers are set so as to have that of the second barrier layer in the extrinsic transistor region to be greater than that of the first barrier layer in the intrinsic transistor region. Therefore, the probability for a carrier to transmit through the tunnel barrier layer by virtue of the tunneling effect will be much greater for the case of the event in the intrinsic transistor region. Consequently, the effect of the carrier injection in the extrinsic transistor region can be neglected in practice, and a device which has an excellent high-speed performance and a large current gain can be realized.
In this manner, according to the present invention, the collector-top type device structure which is important for enhancing the high performance of the tunneling emitter transistor can readily be realized without being hampered by the deterioration in the current gain. Since the present invention employs a method with reliable controllability in which the electron transmission probability of the tunneling phenomenon that serves as the carrier injection mechanism for the semiconductor device is modulated by the thickness of the barrier layer, fabrication of the device with high reliability becomes feasible.
Now, the film thickness of the first barrier layer is preferable to be in the range of 10 to 400 Å. If the thickness is smaller than 10 Å, control of the film thickness becomes difficult and the function as a tunnel barrier will no longer be fulfilled. On the other hand, if the thickness is greater than 400 Å, practical current density will no longer become obtainable.
Incidentally, the provision of a semi-insulating barrier layer in the extrinsic transistor region of the collector-top type TET is disclosed in Japanese Patent Application Laid-Open No. 62-152165. Since, however, the barrier layer used in the disclosure is of GaAs which is the same material as for the emitter and the base, so that the barrier layer cannot sufficiently block the carriers in the extrinsic transistor region, being unable to provide sufficient enhancement of the current gain.
The above and further objects, features, and advantages of the present invention will become more apparent from the following detailed description taken in conjunction with the accompanying drawings, wherein:
FIG. 1 is a sectional view showing the structure of the conventional emitter-top type tunneling emitter transistor;
FIG. 2 is a sectional view showing the structure of the conventional collector-top type tunneling emitter transistor;
FIG. 3(a) and FIG. 6 are sectional views showing the structures of the tunneling emitter transistors according to the embodiments of the present invention;
FIGS. 4(a)-(f) are diagrams showing the fabrication steps of the semiconductor device according to the present invention;
FIG. 5 and FIG. 7(a) and 7(d) are sectional views showing the structures of the tunnel barrier layer; and
FIGS. 3(b) and 3(c) and FIGS. 7(b) and 7(c) are diagrams for illustrating the conditions of the electron in infiltrating the barrier layer by the tunneling effect either by transmitting or being attenuated, in terms of the energy band diagrams within the device.
Using FIGS. 3(a) to 3(c) and FIGS. 4(a) to 4(f), one embodiment of the present invention will be described. Referring to FIG. 4(a), on a semi-insulating substrate 1, 500 nm of n+ -GaAs as an emitter contact layer 2, 500 nm of n- -GaAs as an emitter layer, 150 nm of i-Al0.5 Ga0.5 As as a barrier layer 4, and 100 nm of p+ -GaAs as a base contact layer 5a are grown sequentially. Then, as shown in FIG. 4(b), an SiO2 film 11 is formed to a thickness of 200 nm, an opening pattern is formed in a predetermined region of the wafer by lithography using photoresist 12, and the surface of the base contact layer 5a is exposed by an etching of the SiO2 film 11 using diluted hydrofluoric acid with the photoresist 12 as the mask. Next, as shown in FIG. 4(c), the base contact layer 5a and the barrier layer 4, leaving only 20 nm of the barrier layer 4, are etched with the photoresist 12 and the SiO2 film 11 as the mask. Subsequently, as shown in FIG. 4(d), the opening region of the SiO2 film 11 is extended by an etching using diluted hydrofluoric acid with the photoresist 12 as the mask. Then, as shown in FIG. 4(e), after removing the photoresist 12, 60 nm of p+ -GaAs as a base layer 5b, 400 nm of n-GaAs as a collector layer 6, and 100 nm of n+ -GaAs as a collector contact layer 7 are grown by metal organic chemical vapor deposition (MOCVD), for example, in the region which is not covered with the SiO2 film 11. Finally, as shown in FIG. 4(f), the device structure as shown in FIG. 3(a) is completed by forming the emitter, base, and collector electrodes 9e, 9b, and 9c, respectively, after revealing the surface of the emitter contact layer 2 for forming the emitter electrode.
As shown in FIGS. 3(b) and 3(c), since Al0.5 Ga0.5 As of the tunnel barrier layer 4 has an electron affinity smaller than those of GaAs of the emitter layer 3 and the base layers, the electron has to pass through an energy barrier corresponding to the difference 21 of the electron affinities in order for the electron to flow from the emitter to the base. As shown in FIG. 3(a), the tunnel barrier layer 4 is formed so as to have a small thickness of 20 nm in the intrinsic transistor region 18 and a large thickness of 150 nm in the extrinsic transistor region 19. As a result, the wave function of electron 20e to be injected from the emitter into the base under the actual operating conditions undergoes a large attenuation as the electron infiltrates into the tunnel barrier layer in the extrinsic transistor region 19 (16' in FIG. 3(c)). In contrast, in the intrinsic transistor region 18 the electron can pass through the thin tunnel barrier layer 4 of 20 nm without suffering from a substantial attenuation (16 in FIG. 3(b)). In other words, injection of the electron in the extrinsic transistor layer 19 can be prevented. It should be mentioned here that the hole 20h has an effective mass m* which is far greater than that of the electron 20e so that the probability of transmission through the same tunnel barrier layer is extremely small compared with that of the electron as may be seen from the expression for the probability T given earlier. Therefore, there will be no apprehension of a degradation in the current gain due to the flow of the hole 20h from the base to the emitter.
It is to be noted that the fabrication method described above is not necessarily an easy one because there is required a high accuracy of etching in which the etching of the semiconductor layer has to be terminated by leaving an extremely small film thickness of the tunnel barrier layer. However, this difficult task of etching the tunnel barrier layer 4 may be rendered easier by inserting an etching stoppage layer 10 which automatically causes the etching to be stopped by leaving the desired thickness, at the time of growing the barrier layer. If an extremely thin InP film of 3 nm, for example, is used as an etching stoppage layer 10 for the barrier layer 4 consisting of Al0.5 Ga0.5 As, GaAs alone will be etched without etching InP when use is made of an etchant which is the mixture of phosphoric acid, hydrogen peroxide solution, and water. It should be noted that although InP is a material which does not lattice match with AlGaAs, the film thickness here is chosen to be very small so that there arise absolutely no adverse effects on the electrical properties or on the quality of the material such as the occurrence of dislocations in the crystal. The semiconductor material to be used as the etching stoppage layer 10 need not be limited to InP. In addition, various other methods of etching are available, for instance, the etching may be arranged to be stopped for the tunnel barrier layer 4 made of AlGaAs using an etching stoppage layer 10 made of GaAs, by the reactive ion etching (RIE) that employs a mixed gas of CCl2 F2 and He.
In FIG. 6, is shown a view for explaining another embodiment concerning the fabrication method of the semiconductor device according to the present invention. The figure shows that a hot electron transistor type TET can be fabricated by sequentially growing 500 nm of n+ -InGaAs (having a mixed crystal composition which is lattice-matched to InP; similarly, for what follows), 500 nm of n- InGaAs as an emitter layer 3, 20 nm of i-InAlAs as a first barrier layer 41, 100 nm of InP as a second barrier layer 42, and 100 nm of n+ -InGaAs as a base contact layer 5a on a semiinsulating substrate 1, and then growing 60 nm of n+ -InGaAs as a base layer 5b, 200 nm of i-InAlAs as a collector layer 6, and 100 nm of n+ -InGaAs as a collector contact layer 7 by the steps similar to those shown in FIG. 4. The etching of the tunnel barrier layer is carried out, for example, by the use of an etchant such as the mixture of phosphoric acid, hydrogen peroxide solution, and water which etches only InAlAs without encroaching upon InP, in order to etch only the second tunnel barrier layer 42 by leaving the first tunnel barrier layer 41. With these operations, the semiconductor device structure according to the present invention can be realized. Namely, of the electrons injected from the emitter 3 those in the intrinsic transistor region 18 can penetrate the thin first tunnel barrier layer 41 to the base layer 5b by virtue of the tunneling, whereas those in the extrinsic transistor region 19 are prevented from passing to the base contact layer 5a by the thick tunnel barrier layer consisting of the first tunnel barrier layer 41 and the second tunnel barrier layer 42.
In the above fabrication method, not only a single layered semiconductor layer but also a layer consisting of a plurality of semiconductor layers may be used as the first tunnel barrier layer. In FIG. 7(a) is shown a diagram for illustrating still another embodiment of fabrication method according to the present invention. The first tunnel barrier layer 45 has a structure in which a quantum well confinement layer 4c shown in FIG. 7(d) consisting of 100 nm-thick InGaAs is sandwiched by quantum well barrier layers 4b each consisting of 150 nm-thick InP. If the Fermi level 13 of the emitter coincides energetically with the quantum mechanical discrete energy level 17e within the quantum well confinement layer 4c when a bias voltage is applied between the emitter end the base, the tunneling transmission probability of the electron increases resonantly so that the electron becomes possible to pass through the first tunnel barrier layer that takes on the quantum well structure. That among the electrons that passed through the first tunnel barrier layer 45 those from the intrinsic transistor region 18 are injected to the base layer 5b (FIG. 7(b)), while those from the extrinsic transistor region 19 are prevented from passing to the base contact layer 5a by the second tunnel barrier layer 4 consisting of InAlAs (FIG. 7(c)), is as already described before.
In the embodiments described in the foregoing use has been made of semiconductor material systems of AlGaAs/GaAs and InAlAs/InGaAs/InP, but the material systems need not be limited to those mentioned above and Six Gel-x /Si, GaAs/Ge, and the like may also be used, and still further, they need not be of a lattice-matched system but may be of a non-lattice-matched system.
| Patent | Priority | Assignee | Title |
| 5389798, | Oct 02 1991 | Mitsubishi Denki Kabushiki Kaisha | High-speed semiconductor device with graded collector barrier |
| 5411632, | Nov 06 1992 | Thomson-CSF | Method for the etching of a heterostructure of materials of the III-V group |
| 5477066, | Jan 09 1992 | Mitsubishi Denki Kabushiki Kaisha | Heterojunction bipolar transistor |
| 6448119, | Feb 05 1997 | NEC Corporation | Field effect transistor and method of fabricating the same |
| 7494887, | Aug 17 2004 | HRL Laboratories, LLC | Method and apparatus for fabricating heterojunction bipolar transistors with simultaneous low base resistance and short base transit time |
| 9379257, | Jun 22 2012 | Infineon Technologies AG | Electrical device and method for manufacturing same |
| 9741816, | Jun 22 2012 | Infineon Technologies AG | Electrical device and method for manufacturing same |
| 9831313, | Aug 26 2015 | SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION; Semiconductor Manufacturing International (Shanghai) Corporation | Method to thin down indium phosphide layer |
| Patent | Priority | Assignee | Title |
| 3489963, | |||
| 3626257, | |||
| 4439782, | Nov 21 1980 | University of Illinois Foundation | Semiconductor device with heterojunction of Alx Ga1-x As--AlAs--G a |
| 4450463, | Jun 29 1981 | Rockwell International Corporation | Multiple-quantum-layer photodetector |
| 4635343, | Mar 14 1983 | Fujitsu Limited | Method of manufacturing GaAs semiconductor device |
| 4645707, | Nov 19 1985 | GENERAL ELECTRIC COMPANY P L C , THE, A BRITISH COMPANY; GENERAL ELECTRIC COMPANY, P L C , THE, A BRITISH COMPAY | Semiconductor devices |
| 4688068, | Jul 08 1983 | The United States of America as represented by the Department of Energy | Quantum well multijunction photovoltaic cell |
| 4695847, | Mar 05 1985 | Sharp Kabushiki Kaisha | Method and apparatus for recording |
| 4792832, | Jun 24 1983 | NEC Corporation | Superlattice semiconductor having high carrier density |
| 4821090, | Dec 05 1983 | Fujitsu Limited | Compound semiconductor integrated circuit device |
| 4825264, | Aug 04 1986 | Fujitsu Limited | Resonant tunneling semiconductor device |
| 4845541, | May 29 1986 | Regents of the University of Minnesota | Tunneling emitter bipolar transistor |
| 4849934, | Oct 12 1985 | Fujitsu Limited | Logic circuit using resonant-tunneling transistor |
| 4873558, | Feb 23 1988 | American Telephone and Telegraph Company, AT&T Bell Laboratories | Group III-V compound field effect transistor with diffusion barrier |
| JP61296765, | |||
| JP62130561, | |||
| JP62152165, | |||
| JP62205658, | |||
| JP62216361, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Dec 04 1989 | TANAKA, SHIN-ICHI | NEC CORPORATION, A CORP OF JAPAN | ASSIGNMENT OF ASSIGNORS INTEREST | 005198 | /0334 | |
| Dec 05 1989 | NEC Corporation | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Jun 17 1992 | ASPN: Payor Number Assigned. |
| Sep 26 1995 | M183: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Dec 03 1998 | ASPN: Payor Number Assigned. |
| Dec 03 1998 | RMPN: Payer Number De-assigned. |
| Oct 26 1999 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Oct 07 2003 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| May 05 1995 | 4 years fee payment window open |
| Nov 05 1995 | 6 months grace period start (w surcharge) |
| May 05 1996 | patent expiry (for year 4) |
| May 05 1998 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 05 1999 | 8 years fee payment window open |
| Nov 05 1999 | 6 months grace period start (w surcharge) |
| May 05 2000 | patent expiry (for year 8) |
| May 05 2002 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 05 2003 | 12 years fee payment window open |
| Nov 05 2003 | 6 months grace period start (w surcharge) |
| May 05 2004 | patent expiry (for year 12) |
| May 05 2006 | 2 years to revive unintentionally abandoned end. (for year 12) |