A method of forming a capacitor on a semiconductor wafer includes: a) in a dry etching reactor, selectively anisotropically dry etching a capacitor contact opening having a minimum selected open dimension into an insulating dielectric layer utilizing selected gas flow rates of a reactive gas component and an inert gas bombarding component, the flow rate of the bombarding component significantly exceeding the flow rate of the reactive component to effectively produce a capacitor contact opening having grooved striated sidewalls and thereby defining female capacitor contact opening striations; b) providing a layer of an electrically conductive storage node material within the striated capacitor contact opening; c) removing at least a portion of the conductive material layer to define an isolated capacitor storage node within the insulating dielectric having striated sidewalls; d) etching the insulating dielectric layer selectively relative to the conductive material sufficiently to expose at least a portion of the external male striated conductive material sidewalls; and e) providing conformal layers of capacitor dielectric and capacitor cell material atop the etched conductive material and over its exposed striated sidewalls. The invention also includes a stacked capacitor construction having an electrically conductive storage node with upwardly rising external sidewalls. Such sidewalls have longitudinally extending striations to maximize surface area and corresponding capacitance in a resulting construction.
|
1. A method of forming a capacitor on a semiconductor wafer comprising the following steps:
providing a layer of insulating dielectric atop a semiconductor wafer to a selected thickness; in a dry etching reactor, selectively anisotropically dry etching a capacitor contact opening having a minimum selected open dimension into the insulating dielectric layer utilizing selected gas flow rates of a reactive gas component and an inert gas bombarding component, the flow rate of the bombarding component significantly exceeding the flow rate of the reactive component to effectively produce a capacitor contact opening having grooved striated sidewalls and thereby defining female capacitor contact opening striations; providing a layer of electrically conductive material atop the wafer and within the striated capacitor contact opening to a selected thickness which is less than the selected open dimension, the electrically conductive material filling the grooved striations of the capacitor contact opening thereby defining striated external conductive material sidewalls within the capacitor contact opening which are male complementary in shape to the female capacitor contact opening striations; removing at least a portion of the conductive material layer to define an isolated capacitor storage node within the insulating dielectric; etching the insulating dielectric layer selectively relative to the conductive material sufficiently to expose at least a portion of the external male striated conductive material sidewalls; providing a conformal capacitor dielectric layer atop the etched conductive material and over its exposed striated sidewalls; and providing a conformal capacitor cell layer of electrically conductive material atop the capacitor dielectric layer.
2. The method of forming a capacitor of
3. The method of forming a capacitor of
4. The method of forming a capacitor of
5. The method of forming a capacitor of
6. The method of forming a capacitor of
7. The method of forming a capacitor of
8. The method of forming a capacitor of
9. The method of forming a capacitor of
10. The method of forming a capacitor of
11. The method of forming a capacitor of
12. The method of forming a capacitor of
13. The method of forming a capacitor of
14. The method of forming a capacitor of
|
This invention relates generally to three dimensional stack capacitors and the fabrication thereof.
As DRAMs increase in memory cell density, there is a continuous challenge to maintain sufficiently high storage capacitance despite decreasing cell area. A principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three dimensional cell capacitors such as trenched or stacked capacitors. This invention concerns stacked capacitor cell constructions.
With the conventional stacked capacitor, the capacitor is formed immediately above and electrically connected to the active device area of the associated MOS transistor of the memory cell. Typically, only the upper surface of the lower storage polysilicon node of the capacitor is utilized for capacitance. However, some attempts have been made to provide constructions to increase capacitance, whereby the back side of one capacitor terminal is used to store charge. Such is shown by way of example by T. Ema et al. "3-Dimensional Stacked Capacitor Cell For 16M and 64M DRAMS", IEDM Tech. Digest, pp. 592, 595, 1988 and S. Inoue et al., "A spread Stacked Capacitor (SSC) Cell For 64MBit DRAMs", IEDM Tech. Digest, pp. 31-34, 1989.
One standard prior art technique for forming a stacked "crown" cell capacitor is described with reference to FIGS. 1-4. "Crown" capacitors are characterized by upward spire-like, or fin-like projections, thereby increasing surface area and corresponding capacitance as compared to planar capacitors. FIG. 1 illustrates a semiconductor wafer fragment 10 comprised of a bulk substrate 12, word lines 14, 16, field oxide region 18, and an active area 20 for connection with a capacitor. Wafer 10 also comprises a layer of insulating dielectric 22 through which a desired contact opening 24 has been provided to active area 20. Referring to FIGS. 1 and 2, contact opening 24 has an elliptical or circular shape with walls 26. The vertical lines illustrated in FIG. 1 illustrate shading only for identifying sidewalls 26 and depicting a smooth surface which arcs into the page. Such lines do not indicate texture or other patterning. Sidewalls 26 are typically smooth and straight. The elliptical shape of contact 24 can be produced by depositing a photoresist film over the bulk substrate 10 and transferring the contact 24 pattern by photolithographic means using the proper image mask.
Referring to FIG. 3, a layer 28 of conductive material, such as conductively doped polysilicon, is deposited atop wafer 10 and to within contact opening 24. Layer 28 will provide the storage node poly for formation of one of the capacitor plates.
Referring to FIG. 4, polysilicon layer 28 is first chemical mechanical polished or resist planerization dry etched to be flush with the upper surface of insulating layer 22. Thereafter, insulating layer 22 is etched selectively relative to polysilicon to produce an isolated storage node 30 having the illustrated crown portions projecting upwardly from layer 22. Thereafter, a cell dielectric would be deposited, followed by a cell polysilicon layer to complete the capacitor construction.
It is an object of this invention to enable such and similar stacked capacitor constructions to have increased capacitance.
Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
FIG. 1 is a cross sectional/elevational view of a semiconductor wafer fragment processed in accordance with prior art techniques, and is described in the "Background" section above.
FIG. 2 is a top view of the FIG. 1 wafer fragment, with the line 1--1 illustrating where the FIG. 1 section cut is taken.
FIG. 3 is a cross sectional/elevational view of the FIG. 1 wafer fragment illustrated at a processing step subsequent to that shown by FIGS. 1 and 2.
FIG. 4 is a cross sectional/elevational view of the FIG. 1 wafer fragment illustrated at a processing step subsequent to that shown by FIG. 3.
FIG. 5 is a cross sectional/elevational view of a semiconductor wafer fragment processed in accordance with the invention.
FIG. 6 is a top view of the FIG. 5 wafer fragment, with the line 5--5 illustrating where the FIG. 5 section cut is taken.
FIG. 7 is a cross sectional/elevational view of the FIG. 5 wafer fragment illustrated at a processing step subsequent to that shown by FIGS. 5 and 6.
FIG. 8 is a top view of the FIG. 7 wafer fragment, with the line 7--7 illustrating where the FIG. 7 section cut is taken.
FIG. 9 is a cross sectional/elevational view of the FIG. 5 wafer fragment illustrated at a processing step subsequent to that shown by FIGS. 7 and 8.
FIG. 10 is a cross sectional/elevational view of the FIG. 9 wafer fragment taken through line 10--10 in FIG. 9.
FIG. 11 is a cross sectional/elevational view of the FIG. 5 wafer fragment illustrated at a processing step subsequent to that shown by FIGS. 9 and 10.
FIG. 12 is a cross sectional/elevational view of the FIG. 11 wafer fragment taken through line 12--12 in FIG. 11.
FIG. 13 is a cross sectional/elevational view of the FIG. 5 wafer illustrated at a processing step subsequent to that shown by FIG. 12.
FIG. 14 is a top view of a prior art capacitor contact opening.
FIG. 15 is a top view of a capacitor contact opening produced in accordance with the invention.
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).
In accordance with one aspect of the invention, a method of forming a capacitor on a semiconductor wafer comprises the following steps:
providing a layer of insulating dielectric atop a semiconductor wafer to a selected thickness;
in a dry etching reactor, selectively anisotropically dry etching a capacitor contact opening having a minimum selected open dimension into the insulating dielectric layer utilizing selected gas flow rates of a reactive gas component and an inert gas bombarding component, the flow rate of the bombarding component significantly exceeding the flow rate of the reactive component to effectively produce a capacitor contact opening having grooved striated sidewalls and thereby defining female capacitor contact opening striations;
providing a layer of electrically conductive material atop the wafer and within the striated capacitor contact opening to a selected thickness which is less than the selected open dimension, the electrically conductive material filling the grooved striations of the capacitor contact opening thereby defining striated external conductive material sidewalls within the capacitor contact opening which are male complementary in shape to the female capacitor contact opening striations;
removing at least a portion of the conductive material layer to define an isolated capacitor storage node within the insulating dielectric;
etching the insulating dielectric layer selectively relative to the conductive material sufficiently to expose at least a portion of the external male striated conductive material sidewalls;
providing a conformal capacitor dielectric layer atop the etched conductive material and over its exposed striated sidewalls; and
providing a conformal capacitor cell layer of electrically conductive material atop the capacitor dielectric layer.
In accordance with another aspect of the invention, a stacked capacitor construction formed within a semiconductor substrate comprises:
an electrically conductive storage node, the storage node having upwardly rising external sidewalls, the upwardly rising external sidewalls having longitudinally extending striations to maximize surface area and corresponding capacitance;
a striated cell dielectric layer provided over the storage node and its associated longitudinally extending striations; and
an electrically conductive striated cell layer provided over the striated cell dielectric layer.
More particularly and with reference to the figures, FIG. 5 illustrates a semiconductor wafer fragment 40 comprised of a bulk silicon substrate 42, word lines 44, 46, field oxide region 48, and active area 50. A layer 52 of insulating dielectric, such as SiO2, is also provided to a selected thickness. A unique capacitor contact opening 54 is etched through insulating layer 52 to upwardly expose contact opening 54.
More specifically, contact opening 54 results from a selective anisotropic dry etch in a dry etching reactor to produce a minimum selected open dimension "A" into insulating dielectric layer 52. A wider open dimension "C" for contact opening 54 results from the elliptical shape. Such etching is conducted utilizing selected gas flow rates of a reactive gas component and an inert gas bombarding component. The flow rate of the bombarding component significantly and effectively exceeds the flow rate of the reactive component to produce capacitor contact opening 54 having grooved striated sidewalls 56. As illustrated, striated sidewalls have peak ridges 55 and low valleys 57, which define (for purposes of the continuing discussion) female capacitor contact opening striations 58. Effective excess flow of an inert gas bombarding component, as compared to the reactive gas component, has been determined to enable controllable production of the illustrated striations.
The bombarding gas component is preferably selected from the group consisting of argon, krypton and xenon or mixtures thereof. The invention was reduced to practice utilizing argon. The reactive gas component need be reactive with the insulating material of layer 52. Where such layer comprises SiO2, reactive gas components of CF4 and CHF3 would be operable. Preferably, the flow rate to the reactor of the bombarding gas component is sufficient to produce a partial pressure of bombarding gas within the reactor of greater than or equal to about 31 mTorr.
Argon, CF4 and CF3 are known prior art components for etching smooth-walled contact openings through SiO2 layers, but not utilized in the manner claimed in this document. For example, a conventional prior art process for etching a prior art contact opening 24 (FIG. 1) into a SiO2 layer of dielectric in an Applied Materials P5000™ etcher includes argon at 50 sccm, CF4 at 20 sccm, and CHF3 at 25 sccm, providing a total reactor pressure of 100 mTorr. Such provides a partial pressure of argon within the reactor of approximately 50 mTorr, with such an etch producing substantially smooth contact opening sidewalls. This invention was reduced to practice, in part, utilizing the same Applied Materials P5000™ reactor and flow rates of Ar at 90 sccm, CF4 at 20 sccm, and CHF3 at 25 sccm. Total reactor pressure was 50 mTorr, power supplied was 700, magnetic field strength was 75 gauss, oxide thickness was 2 microns, and the runs were conducted for 300 seconds. The P5000™ etcher has an internal volume of 4.6 liters, which produced a partial pressure of Ar at a 90 sccm flow rate of 31 mTorr. Example runs were also conducted at Ar flow rates of 60 sccm and 110 sccm, with the flow rates of CF4 and CHF3 for each such run being maintained at 20 sccm and 25 sccm, respectively. The 60 sccm Ar flow rate example produced no striations, while the 110 sccm Ar flow rate produced significant striations equal or greater in magnitude than that produced by the 90 sccm example above. From such data, it is apparent that the desired striations can be produced where the flow rate of the bombarding gas component significantly exceeds the flow rate of the reactive component in an amount sufficient to effectively produce grooved striated contact opening sidewalls and thereby define female capacitor contact opening striations
Referring to FIGS. 7 and 8, a layer 60 of electrically conductive material such as conductively doped polysilicon, is provided atop wafer 10 and within striated capacitor contact opening 54 to a selected thickness "B" which is less than the selected open dimension "A". Electrically conductive material 60 fills grooved striations 58 of capacitor contact opening 54. This thereby defines a striated external conductive material sidewall 62 within capacitor contact opening 54 which has external male striations 59 which are complementary in shape to female capacitor contact opening striations 58. Selected thickness "B" is most preferably less than or equal to about 30% of minimum selected open contact dimension "A" to provide sufficient space within contact opening 54 for subsequent provision of a capacitor dielectric layer and cell polysilicon layer. An example preferred thickness for poly layer 60 would be 1200 Angstroms. Such could be deposited by known techniques, and thereafter further texturized as desired. As illustrated, striations from external conductive material sidewall 62 transfer to an internal conductive material sidewall 65, producing internal male striations 59a.
Referring to FIGS. 9 and 10, thickness "B" of polysilicon layer 60 is removed atop dielectric 52 by a conventional polish or etching technique to define an isolated capacitor storage node within insulating dielectric layer 52. Insulating dielectric layer 52 is then selectively etched relative to polysilicon layer 60 to expose at least a portion of external male striated conductive material sidewalls 62 and associated external male striations 59 (FIG. 10.)
Referring to FIGS. 11 and 12, a conformal capacitor dielectric layer 64 such as Si3 N4, is conformally deposited atop the etched conductive material 60 and over its exposed striated sidewalls 62. Such striations translate through capacitor dielectric layer 64 such that its external surface 67 is as well striated. Additionally, internal conductive material striations 59a translate to striate internal capacitor dielectric material sidewalls 69.
Referring to FIG. 13, a conformal capacitor cell layer 66 of conductive material, such as conductively doped polysilicon, is conformally deposited atop capacitor dielectric layer 64. Striations from internal and external surfaces of layer 64 will probably only partially translate to outer surfaces of layer 66 due to the increasing thickness and corresponding smoothing effect imparted by subsequent layers. Layers 66 and 64 may be subsequently etched, as desired, to pattern desired capacitor constructions.
The above-described technique and construction increases contact sidewall surface area significantly over the prior art for maximization of capacitance for a given photo feature size. The prior art embodiment of FIGS. 1-4 and the embodiment of the invention of FIGS. 5-13 utilize the same photo tool. Yet, a greater surface area of the contact opening is produced as a result of the described anisotropic dry etch which effectively increases the radius of the inventive contact over that of the standard prior art contact. The effect is shown in contrast in FIGS. 14 and 15. FIG. 14 shows a prior art contact 100, while FIG. 15 shows a contact 200 in accordance with the invention, both of which are made from the same photo tool. Contact 100 has some effective or average radius "r", while contact 200 has an effective or average radius "r" which is slightly greater than "r", thus increasing surface area.
The intent is to maximize flow of the bombarding component, while minimizing total reactor pressure, and thereby increase the flow rate of argon relative to the reactive gas components. The invention functions by providing a pretexturized, striated surface before polysilicon is deposited to maximize surface area in both external and internal portions of the deposited polysilicon. The resultant product is improved over the prior art the result of increased capacitance.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Wald, Phillip G., Blalock, Guy
Patent | Priority | Assignee | Title |
11145758, | Sep 26 2016 | International Business Machines Corporation | Fully-depleted CMOS transistors with u-shaped channel |
5294561, | Aug 25 1992 | NEC Corporation | Method for manufacturing highly-integrated stacked capacitor |
5438011, | Mar 03 1995 | Micron Technology, Inc. | Method of forming a capacitor using a photoresist contact sidewall having standing wave ripples |
5494841, | Oct 15 1993 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Split-polysilicon CMOS process for multi-megabit dynamic memories incorporating stacked container capacitor cells |
5498562, | Apr 07 1993 | Round Rock Research, LLC | Semiconductor processing methods of forming stacked capacitors |
5561309, | Dec 27 1993 | Hyundai Electronics Industries Co., Ltd. | Structure of a charge storage electrode |
5652164, | Apr 07 1993 | Round Rock Research, LLC | Semiconductor processing methods of forming stacked capacitors |
5677884, | Apr 05 1995 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Circuit for cancelling and replacing redundant elements |
5691219, | Sep 17 1994 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor memory device |
5741739, | Dec 27 1993 | Hyundai Electronics Industries Co., Ltd. | Manufacturing method of a charge storage electrode by using cylindrical oxide patterns |
5812468, | Nov 28 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Programmable device for redundant element cancel in a memory |
5838620, | Apr 05 1995 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Circuit for cancelling and replacing redundant elements |
5912579, | Feb 06 1997 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Circuit for cancelling and replacing redundant elements |
5952687, | Sep 13 1995 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a trench capacitor with lower electrode inside the trench |
5967030, | Nov 17 1995 | Round Rock Research, LLC | Global planarization method and apparatus |
6037218, | Apr 07 1993 | Round Rock Research, LLC | Semiconductor processing methods of forming stacked capacitors |
6055611, | Jul 09 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for enabling redundant memory |
6062133, | Nov 17 1995 | Round Rock Research, LLC | Global planarization method and apparatus |
6174817, | Aug 28 1997 | Texas Instruments Incorporated | Two step oxide removal for memory cells |
6180450, | Apr 07 1993 | Round Rock Research, LLC | Semiconductor processing methods of forming stacked capacitors |
6208568, | Apr 05 1995 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Circuit for cancelling and replacing redundant elements |
6218316, | Oct 22 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Planarization of non-planar surfaces in device fabrication |
6228775, | Feb 24 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Plasma etching method using low ionization potential gas |
6237483, | Nov 17 1995 | Round Rock Research, LLC | Global planarization method and apparatus |
6303956, | Feb 26 1999 | Round Rock Research, LLC | Conductive container structures having a dielectric cap |
6316363, | Sep 02 1999 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Deadhesion method and mechanism for wafer processing |
6331488, | May 23 1997 | Micron Technology, Inc | Planarization process for semiconductor substrates |
6403499, | Oct 22 1998 | Micron Technology, Inc. | Planarization of non-planar surfaces in device fabrication |
6475920, | Feb 24 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Plasma etching method using low ionization potential gas |
6482689, | Nov 09 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Stacked local interconnect structure and method of fabricating same |
6498088, | Nov 09 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Stacked local interconnect structure and method of fabricating same |
6506679, | Sep 02 1999 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Deadhesion method and mechanism for wafer processing |
6518172, | Aug 29 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for applying uniform pressurized film across wafer |
6544881, | Nov 09 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Stacked local interconnect structure and method of fabricating same |
6555478, | Nov 09 2000 | Micron Technology, Inc. | Stacked local interconnect structure and method of fabricating same |
6638820, | Feb 08 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices |
6646902, | Aug 30 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Method of retaining memory state in a programmable conductor RAM |
6653193, | Dec 08 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable device |
6653722, | Aug 29 2000 | Micron Technology, Inc. | Method for applying uniform pressurized film across wafer |
6677252, | Oct 22 1998 | Micron Technology, Inc. | Methods for planarization of non-planar surfaces in device fabrication |
6683003, | Nov 17 1995 | Round Rock Research, LLC | Global planarization method and apparatus |
6693034, | May 23 1997 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Deadhesion method and mechanism for wafer processing |
6709887, | Mar 01 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Method of forming a chalcogenide comprising device |
6709958, | Aug 30 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Integrated circuit device and fabrication using metal-doped chalcogenide materials |
6710423, | Mar 01 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Chalcogenide comprising device |
6727192, | Mar 01 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Methods of metal doping a chalcogenide material |
6730547, | Aug 30 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Integrated circuit device and fabrication using metal-doped chalcogenide materials |
6731528, | May 03 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Dual write cycle programmable conductor memory system and method of operation |
6734455, | Mar 15 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Agglomeration elimination for metal sputter deposition of chalcogenides |
6737312, | Aug 27 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Method of fabricating dual PCRAM cells sharing a common electrode |
6737726, | Dec 08 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable device, analog memory device, and programmable memory cell |
6743724, | May 23 1997 | Micron Technology, Inc. | Planarization process for semiconductor substrates |
6751114, | Mar 28 2002 | Round Rock Research, LLC | Method for programming a memory cell |
6784018, | Aug 29 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming chalcogenide comprising devices and method of forming a programmable memory cell of memory circuitry |
6791859, | Nov 20 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Complementary bit PCRAM sense amplifier and method of operation |
6791885, | Feb 19 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Programmable conductor random access memory and method for sensing same |
6800504, | Aug 30 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Integrated circuit device and fabrication using metal-doped chalcogenide materials |
6809362, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Multiple data state memory cell |
6812087, | Jan 31 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures |
6813176, | Aug 30 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Method of retaining memory state in a programmable conductor RAM |
6813178, | Mar 12 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Chalcogenide glass constant current device, and its method of fabrication and operation |
6815818, | Nov 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Electrode structure for use in an integrated circuit |
6818481, | Mar 07 2001 | Micron Technology, Inc. | Method to manufacture a buried electrode PCRAM cell |
6825135, | Jun 06 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Elimination of dendrite formation during metal/chalcogenide glass deposition |
6828227, | Aug 29 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for applying uniform pressurized film across wafer |
6831001, | Nov 09 2000 | Micron Technology, Inc. | Method of fabricating a stacked local interconnect structure |
6831019, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes |
6833559, | Feb 08 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Non-volatile resistance variable device |
6838307, | Apr 10 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Programmable conductor memory cell structure and method therefor |
6847535, | Feb 20 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Removable programmable conductor memory card and associated read/write device and method of operation |
6849868, | Mar 14 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Methods and apparatus for resistance variable material cells |
6855975, | Apr 10 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Thin film diode integrated with chalcogenide memory cell |
6858465, | Jun 06 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Elimination of dendrite formation during metal/chalcogenide glass deposition |
6858482, | Apr 10 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of manufacture of programmable switching circuits and memory cells employing a glass layer |
6858525, | Nov 09 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Stacked local interconnect structure and method of fabricating same |
6864500, | Apr 10 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Programmable conductor memory cell structure |
6867064, | Feb 15 2002 | Round Rock Research, LLC | Method to alter chalcogenide glass for improved switching characteristics |
6867114, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods to form a memory cell with metal-rich metal chalcogenide |
6867996, | Aug 29 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Single-polarity programmable resistance-variable memory element |
6873538, | Dec 20 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Programmable conductor random access memory and a method for writing thereto |
6881623, | Aug 29 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device |
6882578, | Jan 04 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | PCRAM rewrite prevention |
6888217, | Aug 30 2001 | Round Rock Research, LLC | Capacitor for use in an integrated circuit |
6890790, | Jun 06 2002 | Round Rock Research, LLC | Co-sputter deposition of metal-doped chalcogenides |
6891749, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable ‘on ’ memory |
6894304, | Aug 27 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Apparatus and method for dual cell common electrode PCRAM memory device |
6903361, | Sep 17 2003 | Round Rock Research, LLC | Non-volatile memory structure |
6908808, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Method of forming and storing data in a multiple state memory cell |
6909656, | Jan 04 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | PCRAM rewrite prevention |
6912147, | Mar 12 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Chalcogenide glass constant current device, and its method of fabrication and operation |
6913966, | Apr 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for stabilizing or offsetting voltage in an integrated circuit |
6930909, | Jun 25 2003 | OVONYX MEMORY TECHNOLOGY, LLC | Memory device and methods of controlling resistance variation and resistance profile drift |
6937528, | Mar 05 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Variable resistance memory and method for sensing same |
6946347, | Sep 17 2003 | Round Rock Research, LLC | Non-volatile memory structure |
6949402, | Mar 01 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Method of forming a non-volatile resistance variable device |
6949453, | Mar 15 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Agglomeration elimination for metal sputter deposition of chalcogenides |
6951805, | Aug 01 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry |
6954385, | Feb 19 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for sensing resistive memory state |
6955940, | Aug 29 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming chalcogenide comprising devices |
6974965, | Mar 15 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Agglomeration elimination for metal sputter deposition of chalcogenides |
6998697, | Aug 29 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Non-volatile resistance variable devices |
7002833, | Nov 20 2001 | Micron Technology, Inc. | Complementary bit resistance memory sensor and method of operation |
7010644, | Aug 29 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Software refreshed memory device and method |
7015494, | Jul 10 2002 | Micron Technology, Inc. | Assemblies displaying differential negative resistance |
7018863, | Aug 22 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of manufacture of a resistance variable memory cell |
7022555, | Mar 01 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Methods of forming a semiconductor memory device |
7022579, | Mar 14 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for filling via with metal |
7030405, | Mar 14 2002 | Micron Technology, Inc. | Method and apparatus for resistance variable material cells |
7030410, | Feb 08 2001 | Micron Technology, Inc. | Resistance variable device |
7049009, | Aug 29 2002 | Micron Technology, Inc. | Silver selenide film stoichiometry and morphology control in sputter deposition |
7050327, | Apr 10 2003 | Micron Technology, Inc. | Differential negative resistance memory |
7056762, | Aug 29 2002 | Micron Technology, Inc. | Methods to form a memory cell with metal-rich metal chalcogenide |
7061004, | Jul 21 2003 | Micron Technology, Inc. | Resistance variable memory elements and methods of formation |
7071021, | May 11 2001 | Micron Technology, Inc. | PCRAM memory cell and method of making same |
7087454, | Aug 29 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Fabrication of single polarity programmable resistance structure |
7087919, | Feb 20 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Layered resistance variable memory device and method of fabrication |
7094700, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes |
7098068, | Mar 10 2004 | Micron Technology, Inc. | Method of forming a chalcogenide material containing device |
7102150, | May 11 2001 | OVONYX MEMORY TECHNOLOGY, LLC | PCRAM memory cell and method of making same |
7109545, | Apr 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Integrated circuit memory with offset capacitor |
7112484, | Apr 10 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Thin film diode integrated with chalcogenide memory cell |
7115504, | Nov 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming electrode structure for use in an integrated circuit |
7115970, | Aug 30 2001 | Round Rock Research, LLC | Capacitor for use in an integrated circuit |
7115992, | Nov 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Electrode structure for use in an integrated circuit |
7126179, | Mar 14 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory cell intermediate structure |
7132675, | Apr 10 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Programmable conductor memory cell structure and method therefor |
7151273, | Feb 20 2002 | Micron Technology, Inc | Silver-selenide/chalcogenide glass stack for resistance variable memory |
7151688, | Sep 01 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Sensing of resistance variable memory devices |
7163837, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming a resistance variable memory element |
7190048, | Jul 19 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory device and method of fabrication |
7190608, | Sep 01 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Sensing of resistance variable memory devices |
7199444, | Mar 01 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Memory device, programmable resistance memory cell and memory array |
7202104, | Jun 06 2002 | Round Rock Research, LLC | Co-sputter deposition of metal-doped chalcogenides |
7202520, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Multiple data state memory cell |
7209378, | Aug 08 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Columnar 1T-N memory cell structure |
7224632, | Jan 04 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Rewrite prevention in a variable resistance memory |
7233520, | Jul 08 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Process for erasing chalcogenide variable resistance memory bits |
7235419, | May 11 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Method of making a memory cell |
7242603, | Nov 20 2001 | Micron Technology, Inc. | Method of operating a complementary bit resistance memory sensor |
7251154, | Aug 15 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
7269044, | Apr 22 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for accessing a memory array |
7269079, | May 16 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory |
7274034, | Aug 01 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
7276722, | Sep 17 2003 | Round Rock Research, LLC | Non-volatile memory structure |
7277313, | Aug 31 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory element with threshold device and method of forming the same |
7282783, | Jul 19 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory device and method of fabrication |
7289349, | Aug 31 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory element with threshold device and method of forming the same |
7294527, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming a memory cell |
7304368, | Aug 11 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Chalcogenide-based electrokinetic memory element and method of forming the same |
7314822, | Nov 09 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of fabricating stacked local interconnect structure |
7315465, | Mar 12 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of operating and forming chalcogenide glass constant current devices |
7317200, | Feb 23 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | SnSe-based limited reprogrammable cell |
7317567, | Aug 02 2005 | Micron Technology, Inc. | Method and apparatus for providing color changing thin film material |
7326950, | Jul 19 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory device with switching glass layer |
7329558, | Apr 10 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Differential negative resistance memory |
7332401, | Nov 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of fabricating an electrode structure for use in an integrated circuit |
7332735, | Aug 02 2005 | OVONYX MEMORY TECHNOLOGY, LLC | Phase change memory cell and method of formation |
7348209, | Jul 19 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory device and method of fabrication |
7354793, | Aug 12 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element |
7364644, | Aug 29 2002 | Micron Technology, Inc | Silver selenide film stoichiometry and morphology control in sputter deposition |
7365411, | Aug 12 2004 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable memory with temperature tolerant materials |
7366003, | Nov 20 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Method of operating a complementary bit resistance memory sensor and method of operation |
7366045, | May 16 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory |
7374174, | Dec 22 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Small electrode for resistance variable devices |
7385868, | Jul 08 2003 | OVONYX MEMORY TECHNOLOGY, LLC | Method of refreshing a PCRAM memory device |
7387909, | Jul 10 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming assemblies displaying differential negative resistance |
7393798, | Aug 12 2004 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable memory with temperature tolerant materials |
7396699, | Aug 29 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry |
7410863, | Jan 16 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming and using memory cell structures |
7427770, | Apr 22 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory array for increased bit density |
7433227, | Aug 01 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
7446393, | Jun 06 2002 | Round Rock Research, LLC | Co-sputter deposition of metal-doped chalcogenides |
7459336, | Mar 10 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming a chalcogenide material containing device |
7459764, | Aug 22 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of manufacture of a PCRAM memory cell |
7479650, | Apr 10 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of manufacture of programmable conductor memory |
7491963, | Sep 17 2003 | Round Rock Research, LLC | Non-volatile memory structure |
7498231, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Multiple data state memory cell |
7528401, | Mar 15 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Agglomeration elimination for metal sputter deposition of chalcogenides |
7542319, | Mar 12 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Chalcogenide glass constant current device, and its method of fabrication and operation |
7547905, | Apr 10 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Programmable conductor memory cell structure and method therefor |
7550818, | Aug 22 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of manufacture of a PCRAM memory cell |
7551509, | May 16 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory |
7579615, | Aug 09 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Access transistor for memory device |
7583551, | Mar 10 2004 | Round Rock Research, LLC | Power management control and controlling memory refresh operations |
7586777, | Aug 12 2004 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable memory with temperature tolerant materials |
7642591, | Apr 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multi-resistive integrated circuit memory |
7643333, | Jul 08 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Process for erasing chalcogenide variable resistance memory bits |
7646007, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Silver-selenide/chalcogenide glass stack for resistance variable memory |
7663133, | Apr 22 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory elements having patterned electrodes and method of forming the same |
7663137, | Aug 02 2005 | OVONYX MEMORY TECHNOLOGY, LLC | Phase change memory cell and method of formation |
7668000, | Aug 15 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
7682992, | Aug 12 2004 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable memory with temperature tolerant materials |
7687793, | May 11 2001 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable memory cells |
7692177, | Aug 29 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable memory element and its method of formation |
7700422, | Apr 22 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of forming memory arrays for increased bit density |
7701760, | Aug 01 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
7709289, | Apr 22 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory elements having patterned electrodes and method of forming the same |
7709885, | Aug 09 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Access transistor for memory device |
7723713, | Feb 20 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Layered resistance variable memory device and method of fabrication |
7745808, | Apr 10 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Differential negative resistance memory |
7749853, | Jul 19 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming a variable resistance memory device comprising tin selenide |
7759665, | Jul 19 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | PCRAM device with switching glass layer |
7785976, | Aug 12 2004 | Micron Technology, Inc. | Method of forming a memory device incorporating a resistance-variable chalcogenide element |
7791058, | Aug 29 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
7863597, | Aug 29 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory devices with passivating material |
7869249, | Nov 20 2001 | Micron Technology, Inc. | Complementary bit PCRAM sense amplifier and method of operation |
7879646, | Jul 10 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Assemblies displaying differential negative resistance, semiconductor constructions, and methods of forming assemblies displaying differential negative resistance |
7910397, | Dec 22 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Small electrode for resistance variable devices |
7924603, | Aug 12 2004 | OVONYX MEMORY TECHNOLOGY, LLC | Resistance variable memory with temperature tolerant materials |
7940556, | Aug 01 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication |
7964436, | Jun 06 2002 | Round Rock Research, LLC | Co-sputter deposition of metal-doped chalcogenides |
7968927, | Apr 22 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory array for increased bit density and method of forming the same |
7978500, | Aug 15 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
7994491, | Aug 12 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | PCRAM device with switching glass layer |
8030636, | Aug 29 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication |
8080816, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Silver-selenide/chalcogenide glass stack for resistance variable memory |
8093643, | Apr 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multi-resistive integrated circuit memory |
8101936, | Feb 23 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | SnSe-based limited reprogrammable cell |
8189366, | Aug 15 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
8263958, | Feb 02 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Layered resistance variable memory device and method of fabrication |
8334186, | Aug 12 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming a memory device incorporating a resistance variable chalcogenide element |
8466445, | Feb 20 2002 | OVONYX MEMORY TECHNOLOGY, LLC | Silver-selenide/chalcogenide glass stack for resistance variable memory and manufacturing method thereof |
8467236, | Aug 01 2008 | Boise State University | Continuously variable resistor |
8487288, | Aug 12 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Memory device incorporating a resistance variable chalcogenide element |
8611136, | Aug 15 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance |
8619485, | Mar 10 2004 | Round Rock Research, LLC | Power management control and controlling memory refresh operations |
8652903, | Aug 09 2005 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Access transistor for memory device |
8878274, | Apr 19 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multi-resistive integrated circuit memory |
8895401, | Aug 12 2004 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of forming a memory device incorporating a resistance variable chalcogenide element |
9142263, | Mar 10 2004 | Round Rock Research, LLC | Power management control and controlling memory refresh operations |
9552986, | Aug 29 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Forming a memory device using sputtering to deposit silver-selenide film |
Patent | Priority | Assignee | Title |
5049517, | Nov 07 1990 | Micron Technology, Inc. | Method for formation of a stacked capacitor |
5068199, | May 06 1991 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
5082797, | Jan 22 1991 | Micron Technology, Inc.; MICRON TECHNOLOGY, INC , 2805 E COLUMBIA RD , BOISE, ID 83706 A CORP OF DE | Method of making stacked textured container capacitor |
5110752, | Jul 10 1991 | Industrial Technology Research Institute | Roughened polysilicon surface capacitor electrode plate for high denity dram |
5164881, | Jan 30 1991 | Samsung Electronics Co., Ltd. | Highly integrated semiconductor memory device and the fabrication method thereof |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 13 1992 | BLALOCK, GUY | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST | 006067 | /0907 | |
Mar 13 1992 | WALD, PHILLIP G | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST | 006067 | /0907 | |
Mar 18 1992 | Micron Technology, Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Feb 10 1997 | M183: Payment of Maintenance Fee, 4th Year, Large Entity. |
Feb 01 2001 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jan 26 2005 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 24 1996 | 4 years fee payment window open |
Feb 24 1997 | 6 months grace period start (w surcharge) |
Aug 24 1997 | patent expiry (for year 4) |
Aug 24 1999 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 24 2000 | 8 years fee payment window open |
Feb 24 2001 | 6 months grace period start (w surcharge) |
Aug 24 2001 | patent expiry (for year 8) |
Aug 24 2003 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 24 2004 | 12 years fee payment window open |
Feb 24 2005 | 6 months grace period start (w surcharge) |
Aug 24 2005 | patent expiry (for year 12) |
Aug 24 2007 | 2 years to revive unintentionally abandoned end. (for year 12) |