A power reduction circuit is provided that includes a first switching device between a first operating voltage terminal and a second operating voltage terminal being controlled by a first active signal. A second switching device is between a third operating voltage terminal and a fourth operating voltage terminal is controlled by the inverse active signal. A signal transfer gate logic coupled between the second and the fourth operating voltage terminals to selectively output one of the second and the fourth operating voltages. A first voltage drop device is between the first and the second operating voltage terminals and is selectively activated by a first control device according to one of a first and a second operating modes. A second voltage drop device is between the third and the fourth operating voltage terminals and is selectively activated by a second control device according to one of the first and the second operating modes. The first and second voltage drop devices have predetermined turn-on resistances. The power reduction circuit provides for each mode and a high-speed operation for switching from the standby mode to the active mode.
|
1. A power reduction circuit, comprising:
a first switching device that couples a first operating voltage terminal and a second operating voltage terminal, wherein the first switching device is controlled by a first signal; a second switching device that couples a third operating voltage terminal and a fourth operating voltage terminal, wherein the second switching device is controlled by a second signal; a signal transfer gate logic that couples the second and the fourth operating voltage terminals to selectively output one of second and fourth operating voltages; a first voltage drop device that couples the first and the second operating voltage terminals, wherein the first voltage drop device is selectively activated based on first and second operating modes, and wherein the first voltage drop device has a first prescribed turn-on resistance; and a second voltage drop device that couples the third and the fourth operating voltage terminals, wherein the second voltage drop device is selectively activated based on the first and the second operating modes, and wherein the second voltage drop device has a second prescribed turn-on resistance.
5. A power reduction circuit, comprising:
a first switching device that forms a first current path between a first operating voltage terminal and a second operating voltage terminal, wherein the first switching device is controlled by an active signal; a second switching device that forms a first current path between a third operating voltage terminal and a fourth operating voltage terminal, wherein the second switching device is controlled by an inverse active signal; a signal transfer gate logic that couples the second and the fourth operating voltage terminals to selectively output one of second and fourth operating voltages; first and second control devices; a first voltage drop device that forms a second current path between the first and the second operating voltage terminals, wherein the first voltage drop device is selectively activated by the first control device based on first and second operating modes, and wherein the first voltage drop device has a first prescribed turn-on resistance; and a second voltage drop device that forms a second current path between the third and the fourth operating voltage terminals, wherein the second voltage drop device is selectively activated by the second control device based on the first and the second operating modes, and wherein the second voltage drop device has a second prescribed turn-on resistance.
2. The power reduction circuit of
3. The power reduction circuit of
4. The power reduction circuit of
6. The power reduction circuit of
7. The power reduction circuit of
8. The power reduction circuit of
9. The power reduction circuit of
a first transistor that receives the first operating voltage at a first electrode and has a second electrode coupled to the first voltage drop device; and a second transistor having a first electrode coupled to the second operating voltage terminal, a second electrode coupled to the first voltage drop device and a control electrode coupled to a control electrode of the first transistor, and wherein a control signal of one of the first and second operating modes is applied to the control electrodes of the first and the second transistors.
10. The power reduction circuit of
11. The power reduction circuit of
a PMOS transistor that outputs the first operating voltage to activate the first voltage drop device when enabled, wherein the PMOS transistor is enabled by a first operating mode control signal; and an NMOS transistor that outputs the third operating voltage to deactivate the first voltage drop device when enabled, wherein the NMOS transistor is enabled by the first operating mode control signal.
12. The power reduction circuit of
13. The power reduction circuit of
14. The power reduction circuit of
a second transistor that receives the first operating voltage through a first electrode and has a second electrode coupled to the control electrode of the first transistor; and a third transistor that receives the third operating voltage through a first electrode and has a second electrode coupled to the control electrode of the first transistor, and wherein a control signal of one of the first and the second operating modes is applied to the control electrodes of the second and the third transistors.
15. The power reduction circuit of
16. The power reduction circuit of
17. The power reduction circuit of
an NMOS transistor that outputs the fourth operating voltage to activate the second voltage drop device when enabled, wherein the NMOS transistor is enabled by the first operating mode control signal; and a PMOS transistor that outputs the third operating voltage to deactivate the second voltage drop device when enabled, wherein the PMOS transistor is enabled by the second operating mode control signal, wherein the second operating mode control signal is an inverse of the first operating mode control signal.
|
|||||||||||||||||||||||||
1. Field of the Invention
The present invention relates to a semiconductor integrated circuit, and in particular, to a power reduction circuit in a semiconductor integrated circuit.
2. Background of the Related Art
In a semiconductor integrated circuit, unnecessary power consumption can be reduced by controlling the value of a supply voltage according to a power consumption adjustment from an external source or a control signal thereof. For example, when the control signal of the power consumption adjustment is not externally supplied during a predetermined time period, the power reduction circuit converts the semiconductor integrated circuit to a standby mode and reduces the supply voltage. In the standby mode, upon detecting the control signal for the power consumption adjustment, the power reduction circuit again applies the supply voltage at the original level to operate the semiconductor integrated circuit normally.
A related art power reduction circuit is shown in FIG. 1. As shown in FIG. 1, resistors R1 and R2 are connected to the terminals of power supplies VDD and VSS, respectively. Local power supplies VDD-- L and VSS-- L are generated through the resistors R1 and R2, respectively.
Switching devices Q1 and Q4 are connected in parallel to the resistors R1 and R2, respectively. The PMOS transistor Q1 is controlled by the inverted active signal/ACT. When the inverted active signal/ACT is at a low level, Q1 is turned on and short-circuits the VDD terminal and VDD-- L terminal. The NMOS transistor Q4 is controlled by the active signal ACT. When the active signal ACT is at a high level, Q4 is turned on and short-circuits the VSS terminal and VSS-- L terminal.
A CMOS inverter is inserted between terminals of VDD-- L and VSS-- L, which is composed of the PMOS transistor Q2 and the NMOS transistor Q3. Each of the transistors Q2 and Q3 has a lower threshold voltage Vt than any other MOS transistor for realizing a high-speed operation.
FIG. 2. shows a power reduction circuit having MOS transistors instead of the voltage reduction device of FIG. 1. As a voltage reduction device, the NMOS transistor Q5 and PMOS transistor Q6 are connected to the terminals of VDD and VSS, respectively. Each transistor Q5 and Q6 operates as a resistor device by the short-circuit of its gate and source.
The power supply voltage VDD and the local power supply voltage VDD-- L have a voltage difference as much as the threshold voltage Vtn of the NMOS transistor Q5.
In other words, VDD-- L=VDD-Vtn is applied. The ground voltage VSS and the local ground voltage VSS-- L have also a voltage difference as much as the threshold voltage Vtp of the PMOS transistor Q6. That is, VSS-- L=VSS+Vtp is applied.
In the active mode, when the active signal ACT is at a high level and the inverted active signal/ACT is at a low level, The transistor Q1 is turned on. At this time, VDD-- L=VDD is applied, if a voltage drop due to Vtp of the transistor Q1 is not considered. The transistor Q4 is also turned on and VSS-- L=VSS is applied if a voltage drop due to Vtn of the transistor Q4 is not considered. Therefore, when ACT is brought to a high level, the transistors Q5 and Q6 do not affect VDD-- L and VSS-- L. In this state, the CMOS inverter generates the output signal OUT of the level of VDD or VSS according to the logic value of the input signal IN.
In the standby mode, the signal ACT becomes a low level and/ACT a high level. These signals respectively turn off the transistors Q1 and Q4. The current path between terminals of VDD and VDD-- L is made by The transistor Q5 and the current path between terminals of VSS and VSS-- L by the transistor Q6. In the standby mode, the CMOS inverter generates the output signal OUT of the level of VDD-- L or VSS-- L according to the logic value of the input signal IN.
In the related art power reduction circuit, the threshold voltages Vtn and Vtp of the transistors Q5 and Q6 are determined based on an expected power reduction. If the power reduction is expected to be high, Vtn and Vtp of the transistors Q5 and Q6 should be raised to lower VDD-- L. However, if Vtn and Vtp are large, the switching from the standby mode to the active mode takes longer.
As described above, the related art power reduction circuit has various disadvantages. If Vtn and Vtp are not small enough to be realized a resistor device, good power reduction will not result. If Vtn and Vtp are set large considering only the power reduction, the switching time from the standby mode to the active mode becomes too long, and it is difficult to perform a high-speed operation. Thus, the threshold voltage Vtn or Vtp can only be set to comply with one of a good power reduction and a good operation speed.
The above references are incorporated by reference herein where appropriate for appropriate teachings of additional or alternative details, features and/or technical background.
An object of the present invention is to substantially obviate at least the problems and disadvantages of the related art.
Another object of the present invention is to enable good power reduction and a high-speed operation.
In order to achieve at least the above objects in a whole or in parts, a power reduction circuit is provided according to the present invention that includes a first switching device that forms a first current path between a first operating voltage terminal and a second operating voltage terminal, wherein the first switching device is controlled by an active signal, a second switching device that forms a first current path between a third operating voltage terminal and a fourth operating voltage terminal, wherein the second switching device is controlled by an inverse active signal, a signal transfer gate logic that couples the second and the fourth operating voltage terminals to selectively output one of second and fourth operating voltages, first and second control devices, a first voltage drop device that forms a second current path between the first and the second operating voltage terminals, wherein the first voltage drop device is selectively activated by the first control device based on first and second operating modes, and wherein the first voltage drop device has a first prescribed turn-on resistance and a second voltage drop device that forms a second current path between the third and the fourth operating voltage terminals, wherein the second voltage drop device is selectively activated by the second control device based on the first and the second operating modes, and wherein the second voltage drop device has a second prescribed turn-on resistance.
To further achieve the above objects in a whole or in parts, a power reduction circuit is provided according to the present invention that includes a first switching device that couples a first operating voltage terminal and a second operating voltage terminal, wherein the first switching device is controlled by a first signal, a second switching device that couples a third operating voltage terminal and a fourth operating voltage terminal, wherein the second switching device is controlled by a second signal, a signal transfer gate logic that couples the second and the fourth operating voltage terminals to selectively output one of second and fourth operating voltages, a first voltage drop device that couples the first and the second operating voltage terminals, wherein the first voltage drop device is selectively activated based on first and second operating modes, and wherein the first voltage drop device has a first prescribed turn-on resistance and a second voltage drop device that couples the third and the fourth operating voltage terminals, wherein the second voltage drop device is selectively activated based on the first and the second operating modes, and wherein the second voltage drop device has a second prescribed turn-on resistance.
Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objects and advantages of the invention may be realized and attained as particularly pointed out in the appended claims.
The invention will be described in detail with reference to the following drawings in which like reference numerals refer to like elements wherein:
FIG. 1 is a circuit diagram showing a related art power reduction circuit;
FIG. 2 is a diagram showing a related art power reduction circuit having a MOS transistor;
FIG. 3 is a diagram showing a preferred embodiment of a power reduction circuit according to the present invention;
FIGS. 4A and 4B are circuit diagrams showing exemplary control units of the circuit of FIG. 3; and
FIGS. 5A and 5B are circuit diagrams showing an exemplary voltage drop unit .
FIG. 3 shows a preferred embodiment of a power reduction circuit according to the present invention. As shown in FIG. 3, a power supply voltage VDD terminal is coupled to the local power supply voltage VDD-- L terminal through a first switching device, which is preferably PMOS transistor Q11. The gate of the transistor Q11 is controlled by an inverted active signal/ACT.
An active signal ACT is generated when a load operates normally. If the active signal ACT is at a high level, the inverted active signal/ACT becomes low level and the transistor Q11 is turned on. At this time, the VDD and the VDD-- L terminals are short-circuited and the electric potential of the two terminals is equal. On the other hand, if the active signal ACT is at a low level, the inverted active signal/ACT becomes high level and the transistor Q11 is turned off, and the VDD and the VDD-- L terminals are not short circuited.
A first voltage drop device including NMOS transistor Q15 and the PMOS transistor Q11 are inserted in parallel between the VDD and VDD-- L terminals. The gate of Q15 is preferably controlled by the output signal of an operating mode control section S1 of a first control device. The operation mode control section S1 generates a high-level output signal based on VDD in a standby mode SBM and a low-level output signal based on VSS in a sleep mode SLPM to control the gate of the transistor Q15. Therefore, the transistor Q15 is turned on in the standby mode and turned off in the sleep mode. When the VDD and the VDD-- L terminals are opened in the standby mode, the level of local power supply voltage VDD-- L is determined according to the on/off state of the transistor Q15. The transistor Q15 has two control modes being the standby mode SBM and the sleep mode SLPM. In the SBM mode, the transistor Q15 is turned on and VDD-- L=VDD-Vtn is applied. In the SLPM mode, the transistor Q15 is turned off and the VDD and the VDD-- L terminals are opened. Since the transistor Q15 has a comparatively high threshold voltage to reduce a switching time from the standby mode to the active mode, the transistor Q15 is affected by a leakage current. However, a leakage current amount is much less than that of the current supplied when the transistor Q15 is turned on in the standby mode.
A second switching device is an NMOS transistor Q14, and a second voltage drop device includes a PMOS transistor Q16. The second switching device and the second voltage drop device are inserted in parallel between the ground voltage VSS and the local ground voltage VSS-- L terminals. The gate of the transistor Q14 is controlled by the active signal ACT. When the active signal ACT is at a high level, the transistor Q14 is turned on. Therefore, the VSS and the VSS-- L terminals are short-circuited and the electric potential of the terminals are equal. On the other hand, when the active signal ACT is at a low level in the standby mode, the transistor Q14 is turned off, and the VSS and the VSS-- L terminals are not short circuited.
The gate of PMOS transistor Q16 is preferably controlled by the output signal of an operating mode control section S2 of a second control device. The operation mode control section S2 generates the low-level output signal based on VSS in the standby mode SBM and the high-level output signal based on VDD in the sleep mode SLPM to control the gate of the transistor Q16.
Therefore, the transistor Q16 is turned on in the SBM mode and turned off in the SLPM mode. When the VSS and the VSS-- L terminals are opened in the standby mode SBM, the level of local ground voltage VSS-- L is determined according to the on/off state of the transistor Q16. The transistor Q16 has two control modes being the SBM and the SLPM modes. In the SBM mode, the transistor Q16 is turned on, and VSS-- L=VSS+Vtp is applied. In the SLPM mode, the transistor Q16 is turned off, and the VSS and the VSS-- L terminals are opened. Therefore, no current flows between the VSS and the VSS-- L terminals unless the leakage current of transistors Q14 and Q16 is considered.
A CMOS inverter is inserted between the VDD-- L and the VSS-- L terminals, which is preferably a signal transit gate logic. The CMOS inverter includes a serial coupled PMOS transistor Q12 and NMOS transistor Q13. Each gate of the transistors Q12 and Q13 is controlled by the input signal IN, and the CMOS inverter generates the output signal OUT. The voltage level of an output signal OUT is varied according to each mode, i.e. the active mode, the standby mode, the sleep mode. In the active mode, the output signal OUT is the normal VDD or VSS. In the standby mode, because of the transistors Q15 and Q16, the output signal OUT is VDD-Vtn at the high level and VSS+Vtp at the low level, respectively. In the sleep mode, VDD-- L and VSS-- L is in the high impedance state, and power consumption is almost nil.
FIG. 4A is a circuit diagram showing the operating mode control sector S1 for on/off controlling the NMOS transistor Q15 according to the standby mode SBM and the sleep mode SLPM. Each drain of the PMOS transistor Q17 and the NMOS transistor Q18 is coupled to each other to form an output terminal. The source of the transistor Q17 is coupled to the VDD terminal and the source of the transistor Q18 to the VSS terminal. Each gate of the transistors Q17 and Q18 is preferably controlled by an inverted standby signal/SB or a sleep signal SLP. In this case, the two signals preferably have the same logic value.
When switched to the standby mode, the standby signal SB is high level. At this time, SLP is low level, the inverted standby signal/SB becomes low, and the transistor Q18 is turned off and the transistor Q17 is on. Therefore, the transistor Q15 is turned on by VDD having the high level.
In the sleep mode, the sleep signal SLP is high level. At this time, SB is low level, the transistor Q17 is turned off and the transistor Q18 is on. Therefore, the transistor Q15 is turned off by VSS having the low level.
FIG. 4B is a circuit diagram showing the operating mode control sector S2 for on/off controlling the PMOS transistor Q16 according to the standby mode and the sleep mode. The drain of the PMOS transistor Q19 is coupled to the drain of the NMOS transistor Q20 to form an output terminal. The source of the transistor Q19 is coupled to the VDD terminal and the source of the transistor Q20 to the VSS terminal. Each gate of the transistors Q19 and Q20 is preferably controlled by the SB signal or the/SLP signal. In this case, the SB signal has the same logic value as the/SLP signal.
When switched to the standby mode, the SB signal is high level. At this time, SLP is low level, the transistor Q19 is turned off and the transistor Q20 is on. Therefore, the transistor Q16 is turned on by VSS having the low level.
In the sleep mode, the SLP signal is high level. At this time, SB is at a low level, the/SLP signal becomes low, and the transistor Q20 is turned off and the transistor Q19 is on. Therefore, the transistor Q16 is turned off by VDD having the high level.
As shown in FIG. 3, the voltage drop devices are the transistors Q15 and Q16. However, the voltage drop device of the first preferred embodiment is not intended to be limited to this. Any circuit generating a voltage drop that is controlled by the operating mode control section S1 and S2 to cause a predetermined voltage drop could be used. Thus, the voltage drop device could be composed by other than transistors Q15 and Q16.
FIGS. 5A and 5B are circuit diagrams showing additional voltage drop devices of the power reduction circuit according to the preferred embodiment. FIG. 5A is a circuit diagram showing a third voltage drop generates the local power supply voltage VDD-- L by voltage dropping the power supply voltage VDD. Three NMOS transistors Q15, Q21 and Q22 are coupled in series between the VDD and the VDD-- L terminals. The gates and drains of the two transistors Q21 and Q22 are coupled to each other, respectively. The transistor Q15 is on/off controlled by the operating mode control section S1. When the transistor Q15 is turned on, VDD-- L=VDD-3Vtn is applied. As described above, the specific value of VDD-- L is determined according to a number of the NMOS transistors coupled in series.
FIG. 5B is a circuit showing a fourth voltage drop device that generates the local ground voltage VSS-- L by voltage dropping (actually, voltage increasing) the ground voltage VSS. Three PMOS transistors Q16, Q23 and Q24 are coupled in series between the VSS and the VSS-- L terminals. The gates and drains of the two transistors Q23 and Q24 are coupled to each other, respectively. The transistor Q16 is on/off controlled by the operating mode control section S2. When the transistor Q16 is turned on, VSS-- L=VSS+3Vtp is applied. As described above, the value of VSS-- L is determined according to the number of the PMOS transistors coupled in series.
Operations of the preferred embodiment of the power reduction circuit present invention will now be described. If an external control or a predetermined control signal is not generated for a prescribed time in the active mode (e.g., the active ACT signal is at a high level), the active signal ACT is brought to the low level, and the mode is switched to the standby or the sleep mode. The active mode is switched to the standby mode. Thus, the active mode is preferably not directly switched to the sleep mode. The standby mode is an operating mode when the external control or the control signal is not generated for a relatively short time. Therefore, in the standby mode, since there is every probability of switching to the active mode, the threshold voltage of the voltage drop device is relatively low and switching to the active mode can be rapidly performed. That is, an optimal or desired power reduction is not obtained, but high-speed operation remains possible. If the standby mode is maintained for a predetermined time, the operating mode is switched to the sleep mode because of the reduced or minimal probability of switching to the active mode. When switching to the sleep mode, the switching device and the voltage drop device are turned off. Therefore, even if switching to the active mode can take an increased or long tome period, the power reduction is optimally or desirably improved because the power consumption is very small.
The foregoing embodiments are merely exemplary and are not to be construed as limiting the present invention. The present teaching can be readily applied to other types of apparatuses. The description of the present invention is intended to be illustrative, and not to limit the scope of the claims. Many alternatives, modifications, and variations will be apparent to those skilled in the art. In the claims, means-plus-function clauses are intended to cover the structures described herein as performing the recited function and not only structural equivalents but also equivalent structures.
| Patent | Priority | Assignee | Title |
| 10262985, | May 10 2016 | Perceptia IP Pty Ltd | Circuits and methods for lowering leakage in ultra-low-power MOS integrated circuits |
| 10418076, | May 10 2016 | TAHOE RESEARCH, LTD | Apparatus for data retention and supply noise mitigation using clamps |
| 11082044, | Apr 12 2019 | Samsung Electronics Co., Ltd. | Integrated circuit including power gating cell |
| 6208170, | Apr 06 1998 | Renesas Electronics Corporation | Semiconductor integrated circuit having a sleep mode with low power and small area |
| 6333671, | Nov 03 1999 | International Business Machines Corporation | Sleep mode VDD detune for power reduction |
| 6384674, | Jan 04 1999 | Renesas Electronics Corporation | Semiconductor device having hierarchical power supply line structure improved in operating speed |
| 6388504, | Sep 17 1999 | Renesas Electronics Corporation | Integrated circuit device with switching between active mode and standby mode controlled by digital circuit |
| 6396336, | Nov 03 1999 | International Business Machines Corporation | Sleep mode VDD detune for power reduction |
| 6518826, | Jun 28 2001 | Intel Corp | Method and apparatus for dynamic leakage control |
| 6552596, | Aug 10 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Current saving mode for input buffers |
| 6556071, | Sep 28 2001 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit |
| 6570439, | Apr 27 2001 | Infineon Technologies AG | Circuit arrangement to reduce the supply voltage of a circuit part and process for activating a circuit part |
| 6603345, | Dec 28 2000 | Renesas Electronics Corporation | Semiconductor device with reduced leakage of current |
| 6664148, | Sep 17 1999 | Renesas Electronics Corporation | Integrated circuit device with switching between active mode and standby mode controlled by digital circuit |
| 6759873, | May 22 2001 | Board of Trustees of the University of Illinois, The | Reverse biasing logic circuit |
| 6801061, | Aug 29 2002 | Round Rock Research, LLC | Reduced current input buffer circuit |
| 6833748, | Dec 04 2001 | Hynix Semiconductor Inc. | Voltage supply circuit for active and standby mode voltages |
| 6836175, | Dec 06 2002 | AQUILA INNOVATIONS INC | Semiconductor integrated circuit with sleep memory |
| 6888202, | Mar 27 2002 | Regents of the University of California, The | Low-power high-performance storage circuitry |
| 6900690, | May 22 2001 | The Regents of the University of California | Low-power high-performance integrated circuit and related methods |
| 6946901, | May 22 2001 | The Regents of the University of California | Low-power high-performance integrated circuit and related methods |
| 6977519, | May 14 2003 | Microsoft Technology Licensing, LLC | Digital logic with reduced leakage |
| 7049861, | Aug 29 2002 | Round Rock Research, LLC | Reduced current input buffer circuit |
| 7053692, | Dec 19 2002 | Sony Corporation | Powergate control using boosted and negative voltages |
| 7170327, | Jun 27 2003 | Intel Corporation | System and method for data retention with reduced leakage current |
| 7190209, | May 22 2001 | The Regents of the University of California | Low-power high-performance integrated circuit and related methods |
| 7202700, | Dec 12 2003 | SOCIONEXT INC | Semiconductor device which exhibits high-speed performance and low power consumption |
| 7215178, | Oct 18 2005 | Kabushiki Kaisha Toshiba | MOS type semiconductor integrated circuit device |
| 7248522, | Sep 04 2003 | Sony Corporation | Sense amplifier power-gating technique for integrated circuit memory devices and those devices incorporating embedded dynamic random access memory (DRAM) |
| 7259986, | Mar 25 2005 | GOOGLE LLC | Circuits and methods for providing low voltage, high performance register files |
| 7262631, | Apr 11 2005 | ARM Limited | Method and apparatus for controlling a voltage level |
| 7271628, | Aug 29 2002 | Round Rock Research, LLC | Reduced current input buffer circuit |
| 7274217, | Apr 07 2005 | International Business Machines Corporation | High performance PFET header in hybrid orientation technology for leakage reduction in digital CMOS VLSI designs |
| 7359277, | Sep 04 2003 | Sony Corporation | High speed power-gating technique for integrated circuit devices incorporating a sleep mode of operation |
| 7372765, | Sep 04 2003 | Sony Corporation | Power-gating system and method for integrated circuit devices |
| 7385435, | Jun 29 2006 | Intel Corporation | Programmable power gating circuit |
| 7436205, | Feb 24 2006 | Renesas Electronics Corporation; NEC Electronics Corporation | Semiconductor device reducing power consumption in standby mode |
| 7463076, | Mar 31 2005 | SOCIONEXT INC | Power consumption reduction circuit for clock network |
| 7532036, | Sep 13 2006 | Longitude Licensing Limited | Semiconductor device having a pseudo power supply wiring |
| 7619440, | Jan 30 2008 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Circuit having logic state retention during power-down and method therefor |
| 7667484, | Feb 24 2006 | Renesas Electronics Corporation; NEC Electronics Corporation | Semiconductor device reducing power consumption in standby mode |
| 7671663, | Dec 12 2006 | Texas Instruments Incorporated | Tunable voltage controller for a sub-circuit and method of operating the same |
| 7688118, | Aug 29 2002 | Round Rock Research, LLC | Reduced current input buffer circuit |
| 7741878, | Oct 11 2006 | Renesas Electronics Corporation | Semiconductor integrated circuit with leakage current suppressed |
| 7750719, | Mar 26 2007 | Himax Technologies Limited | Level shifter concept for fast level transient design |
| 7863971, | Nov 27 2006 | MONTEREY RESEARCH, LLC | Configurable power controller |
| 7969219, | Nov 26 2008 | Texas Instruments Incorporated | Wide range delay cell |
| 7982509, | Aug 29 2002 | Round Rock Research, LLC | Reduced current input buffer circuit |
| 8022753, | Aug 09 2007 | Fujitsu Limited | Semiconductor integrated circuit with intermittent power supply operation of circuit blocks |
| 8362827, | Jan 22 2009 | Longitude Licensing Limited | Semiconductor device including transistors that exercise control to reduce standby current |
| 8406075, | Apr 03 2009 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ultra-low leakage memory architecture |
| 8717093, | Jan 08 2010 | Macom Technology Solutions Holdings, Inc | System on chip power management through package configuration |
| Patent | Priority | Assignee | Title |
| 5274601, | Nov 08 1991 | Renesas Electronics Corporation | Semiconductor integrated circuit having a stand-by current reducing circuit |
| 5583457, | Apr 14 1992 | Renesas Electronics Corporation | Semiconductor integrated circuit device having power reduction mechanism |
| 5614847, | Apr 14 1992 | Renesas Electronics Corporation | Semiconductor integrated circuit device having power reduction mechanism |
| 5781062, | Aug 21 1995 | Sony Corporation | Semiconductor integrated circuit |
| 5821769, | Apr 21 1995 | Nippon Telegraph and Telephone Corporation | Low voltage CMOS logic circuit with threshold voltage control |
| 5828235, | Apr 14 1992 | Renesas Electronics Corporation | Semiconductor integrated circuit device having power reduction mechanism |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Sep 08 1998 | SON, JOO-HIUK | LG SEMICON CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 009471 | /0632 | |
| Sep 08 1998 | RAH, HAE-YOUNG | LG SEMICON CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 009471 | /0632 | |
| Sep 16 1998 | LG Semicon Co., Ltd. | (assignment on the face of the patent) | / | |||
| Jul 26 1999 | LG SEMICON CO , LTD | Hynix Semiconductor Inc | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 015246 | /0634 | |
| Oct 04 2004 | Hynix Semiconductor, Inc | MagnaChip Semiconductor, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016216 | /0649 | |
| Dec 23 2004 | MagnaChip Semiconductor, Ltd | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 016470 | /0530 | |
| May 27 2010 | US Bank National Association | MAGNACHIP SEMICONDUCTOR LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY ADDRESS PREVIOUSLY RECORDED AT REEL: 024563 FRAME: 0807 ASSIGNOR S HEREBY CONFIRMS THE RELEASE BY SECURED PARTY | 034469 | /0001 | |
| May 27 2010 | U S BANK NATIONAL ASSOCIATION | MAGNACHIP SEMICONDUCTOR LTD | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 024563 | /0807 |
| Date | Maintenance Fee Events |
| Jan 04 2001 | ASPN: Payor Number Assigned. |
| Sep 15 2003 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Sep 14 2007 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Feb 25 2010 | RMPN: Payer Number De-assigned. |
| Mar 01 2010 | ASPN: Payor Number Assigned. |
| Sep 22 2011 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Apr 11 2003 | 4 years fee payment window open |
| Oct 11 2003 | 6 months grace period start (w surcharge) |
| Apr 11 2004 | patent expiry (for year 4) |
| Apr 11 2006 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Apr 11 2007 | 8 years fee payment window open |
| Oct 11 2007 | 6 months grace period start (w surcharge) |
| Apr 11 2008 | patent expiry (for year 8) |
| Apr 11 2010 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Apr 11 2011 | 12 years fee payment window open |
| Oct 11 2011 | 6 months grace period start (w surcharge) |
| Apr 11 2012 | patent expiry (for year 12) |
| Apr 11 2014 | 2 years to revive unintentionally abandoned end. (for year 12) |