A lead frame and a semiconductor chip package includes supporters on a lead frame paddle and tiebars using the same for preventing undesired paddle bending which may occur due to the pressure of an epoxy molding compound during the molding process. The supports also allow improved heat dissipation during the molding process of the semiconductor chip package and mounting process of the package onto a printed circuit board.
|
24. A lead frame for an integrated chip package, comprising:
a paddle for mounting the integrated chip; a plurality of tiebars connected to said paddle; a plurality of leads for coupling to the integrated chip; and a plurality of supporters for preventing bending of said paddle such that said paddle is maintained on a substantially horizontal plane with said plurality of leads, wherein said supporters comprise at least one first supporter on at least two sides of said paddle.
4. A lead frame for an integrated chip package, comprising:
a paddle for mounting the integrated chip; a plurality of tiebars connected to said paddle; a plurality of leads for coupling to the integrated chip; and a plurality of supporters for preventing bending of said paddle such that said paddle is maintained on a substantially horizontal plane with said plurality of leads, wherein said supporters comprise a plurality of first supporters extending outwardly from each tiebar.
8. An integrated chip package, comprising:
a) an integrated chip; b) a lead frame having i) a paddle for mounting the integrated chip, ii) a plurality of tiebars connected to said paddle, iii) a plurality of leads, and iv) a plurality of supporters for preventing bending of said paddle such that said paddle remains substantially horizontal with said plurality of leads; c) a plurality of conductors for coupling said integrated chip and said plurality of leads; and d) a body member for packaging said chip, lead frame and conductors.
18. A lead frame for a semiconductor package, comprising:
a rail on a peripheral location of the lead frame; a paddle positioned in a center of the lead frame; a plurality of tiebars connecting the paddle to the rail; a plurality of leads each having one end thereof approaching the paddle and another end thereof connected to the rail; and a first supporter extended outwardly from each at least one side of the paddle, wherein the first supporters each include a first curved portion downwardly bent with respect to a horizontal plane so as to have a terrace shape therein, and a second curved portion bent outwardly so that an end portion thereof is horizontal with said paddle.
1. A lead frame for an integrated chip package, comprising:
a paddle for mounting the integrated chip; a plurality of tiebars connected to said paddle; a plurality of leads for coupling to the integrated chip; and a plurality of supporters for preventing bending of said paddle such that said paddle is maintained on a substantially horizontal plane with said plurality of leads, wherein said supporters comprise a plurality of first supporters on each side of the paddle which extend outwardly from the side of the paddle, and each first supporter includes a first portion coupled to said paddle with a predetermined length which is bent in a prescribed direction from the paddle, and a second portion with a predetermined portion which is parallel with the horizontal plane of said paddle.
21. A semiconductor chip package using a lead frame having supporters, comprising:
a semiconductor chip; a lead frame including a rail, a paddle positioned in a center of said frame with a semiconductor chip mounted on a surface of the paddle, a plurality of tiebars connecting the paddle to the rail, a plurality of leads each having one end thereof approaching the paddle and having another end thereof connected to the rail, and a plurality of first supporters extended outwardly from each side of the paddle; metallic wires electrically connecting the semiconductor chip and the plurality of leads; and an epoxy body structure packaging the semiconductor chip, the metallic wires and the plurality of leads, wherein a part of each of the first supporters on a lower surface thereof is exposed.
2. The lead frame of
3. The lead frame of
5. The lead frame of
6. The lead frame of
7. The lead frame of
9. The integrated chip package of
10. The integrated chip package of
11. The integrated chip package of
12. The integrated chip package of
13. The integrated chip package of
14. The integrated chip package of
15. The integrated chip package of
16. The integrated chip package of
17. The integrated chip package of
19. The lead frame of
20. The lead frame of
22. The semiconductor chip package of
23. The semiconductor chip package of
25. The lead frame of
26. The integrated chip package of
27. The lead frame of
|
The present invention relates to a semiconductor package, and more particularly, to a lead frame having supporters on at least one of the paddles of the lead frame and tiebars.
Referring to FIG. 1 showing a conventional lead frame which is employed for forming a Quad Flat Package (hereinafter, called QFP), the lead frame 2 has a hole (1a, 1b, 1c, 1d) formed in each corner surface of a rail 1 and has a thin plate shape. The lead frame 2 includes a paddle 3 formed in a center thereof and has a semiconductor chip 4 mounted on the paddle 3, multiple tiebars (5a, 5b, 5c, 5d) sustaining the paddle 3, and a plurality of leads 6 with one end of each lead approaching the paddle 3 and the other end of each lead connected to the rail 1.
A semiconductor package manufacturing process using the lead frame 2 includes a step for mounting the semiconductor chip 4 on the paddle 3 of the lead frame 2, then a step for performing a wire bonding process. The chip pads formed on the semiconductor chip 4 are connected to one end of respective ones of the plurality of leads 6 using metallic wires 7. The area including the semiconductor chip 4 and the plurality of leads 6, as shown by the broken line, are encapsulated using an epoxy molding compound. As shown in FIG. 2, the paddle 3 and the plurality of leads 6 are formed in the same plane. The reference numeral 8, referring to a line, designates a molded structure made of an epoxy molding compound.
The QFP, however, has a tendency of lacking strength in terms of the tiebars sustaining the semiconductor chip on the surface of the paddle. A semiconductor package fabricated using a lead frame for forming a QFP tends to suffer undesired paddle bending due to the pressure of the epoxy molding compound, which may occur when the fused epoxy molding compound is poured into a mold. As a result, the upper surface of a chip and/or the lower surface of the paddle may be exposed through the surface of the chip package. Further, the wire bonding in the chip package may weaken, resulting in a poor quality chip package. Moreover, the steam generated during the molding process of the semiconductor package is difficult to exhaust therefrom, and it is difficult to externally dissipate the heat generated during a mounting operation onto a printed circuit board.
An advantage of the present invention is in preventing a paddle of a lead frame from bending.
Another advantage of the present invention is in improving the heat dissipation of a package.
According to the present invention, the foregoing and other advantages are achieved in part by a lead frame for an integrated chip package, comprising: a paddle for mounting the integrated chip; a plurality of tiebars connected to the paddle; a plurality of leads for conductive connection to the integrated chip; and a plurality of supporters for preventing bending of the paddle such that the paddle is maintained on a substantially horizontal plane with the plurality of leads.
The present invention can also be achieved in part by an integrated chip package, comprising: a) an integrated chip; b) a lead frame having i) a paddle for mounting the integrated chip, ii) a plurality of tiebars connected to the paddle, iii) a plurality of leads, and iv) a plurality of supporters for preventing bending of the paddle such that the paddle remains substantially horizontal with the plurality of leads; c) means for conductive connection between the integrated chip and the plurality of leads; and d) a body member for packaging the chip, lead frame and connection means.
The advantages and others can also be achieved in part by a lead frame for a semiconductor package, comprising: a rail; a paddle positioned in a center of the lead frame; a plurality of tiebars connecting the paddle to the rail; a plurality of leads each having one end thereof approaching the paddle and another end thereof connected to the rail; and a plurality of first supporters extended outwardly from each side of the paddle.
The present invention can also be achieved by a semiconductor chip package using a lead frame having supporters, comprising: a semiconductor chip; a lead frame including a rail, a paddle positioned in a center of the frame with a semiconductor chip mounted on a surface of the paddle, a plurality of tiebars connecting the paddle to the rail, a plurality of leads each having one end thereof approaching the paddle and having another end thereof connected to the rail, and a plurality of first supporters extended outwardly from each side of the paddle; metallic wires electrically connecting the semiconductor chip and the plurality of leads; and an epoxy body structure packaging the semiconductor chip, the metallic wires and the plurality of leads, wherein a part of each of the first supporters on a lower surface thereof is exposed.
Additional advantages, objects and other features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objects and advantages of the invention may be realized and attained as particularly pointed out in the appended claims.
The invention will be described in detail with reference to the following drawings in which like reference numerals refer to like elements wherein:
FIG. 1 is a plan view showing a lead frame which is employed for forming a conventional Quad Flat Package;
FIG. 2 is a front view of the lead frame of FIG. 1;
FIG. 3 is a front view of the lead frame of FIG. 2 illustrating the bending of the paddle;
FIG. 4 is a plan view of a lead frame of a semiconductor chip package in accordance with the present invention;
FIG. 5 is a front view of the lead frame of FIG. 4;
FIG. 6 is an enlarged view of part A of the lead frame illustrated in FIG. 5; and
FIG. 7 is a cross-sectional view taken along the line VII--VII of FIG. 4.
FIG. 4 is a plan view which shows a lead frame 12 having supporters in accordance with the present invention, and FIG. 5 is a front view along I--I of the lead frame shown in FIG. 4 having a magnified view of part A thereof. The lead frame 12, as shown in FIGS. 4 and 5, and 6 is provided with a rail 11, a paddle 13 positioned in the center of the lead frame 12 with a semiconductor chip 4 being mounted thereon, multiple tiebars (15a, 15b, 15c, 15d) connecting the paddle 13 to the rail 11, and a plurality of leads 6 each with one end thereof approaching the paddle 13 and the other end thereof connected to the rail 11.
Additionally, a plurality of first supporters 9 are extended from each side of the paddle 13 such that the paddle 13 is not easily bent and the steam and heat generated during the epoxy molding can be easily discharged. Each of the first supporters 9 comprise a first curved portion 9a with an inclined and downwardly bent portion, and a second curved portion 9b which is outwardly bent such that the end portion of each first supporter 9 remains horizontally level. The second curved portion 9b of the first supporter 9 is exposed through the lower surface of the epoxy molding compound 8.
The lead frame 12 of the present invention also includes improved tiebars (15a-15d) with second supporters 10 as shown in FIG. 7 showing a cross-sectional view taken along VII--VII of FIG. 4. Each second supporter 10 includes a first curved portion 10a which is downwardly bent, and a second curved portion 10b which is outwardly bent so that the outer end portion of the second supporter remains horizontally level. The second curved portions 10b of the second supporters 10 are exposed on the lower surface of the epoxy molding compound 8.
The semiconductor chip package fabrication process employing the lead frame 12 in accordance with the present invention includes the mounting, wire bonding and epoxy molding steps. Since the first and second supporters 9 and 10 of the lead frame 12 are exposed on the lower surface of the epoxy molding compound, to contact the bottom surface of the mold (not shown), the paddle maintains a constant horizontal level without any bending.
In the lead frame having supporters and a semiconductor chip package using the same in accordance with the present invention, the paddle is maintained horizontally level irrespective of the pressure of the molten epoxy molding compound being poured into the mold. The plurality of first and second supporters on the paddle and tiebars of the lead frame supports the paddle such that the paddle maintains a constant horizontal level without any bending.
Further, the steam generated inside the package can be easily dissipated along the interface between the lead frame having supporters and the epoxy molding compound, such that a cracking within the interior of the chip package can be prevented. Moreover, the heat generated in the package interior during the chip package operation can be readily dissipated through the metallic paddle, which has high thermal conductivity properties, and the supporters to the outside.
The foregoing embodiment is merely exemplary and not to be construed as limiting the present invention. The present scheme can be readily applied to other types of lead frames requiring a support structure. One of ordinary skill in the art can use the teachings of the present invention to other packages requiring supporting structures and improved heat dissipation. The description of the present invention is intended to be illustrative, and not limiting the scope of the claims. Many alternatives, modifications and variations will be apparent to those skilled in the art.
Patent | Priority | Assignee | Title |
6268644, | Aug 04 1998 | Texas Instruments Incorporated | Semiconductor device |
6703693, | Dec 13 2001 | LS MTRON LTD | Apparatus for reversing lead frame |
8422243, | Dec 13 2006 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Integrated circuit package system employing a support structure with a recess |
Patent | Priority | Assignee | Title |
5250839, | Sep 26 1990 | Dai Nippon Printing Co., Ltd.; Hitachi, Ltd.; Hitachi VLSI Engineering Corporation | Multi-layer leadframes, electrically conductive plates used therefor and production of such conductive plates |
5623163, | Sep 20 1993 | Renesas Electronics Corporation | Leadframe for semiconductor devices |
5789806, | Aug 02 1995 | National Semiconductor Corporation | Leadframe including bendable support arms for downsetting a die attach pad |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 18 1996 | HONG, JOON KI | LG SEMICON CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 008359 | /0790 | |
Oct 18 1996 | KIM, SUN DONG | LG SEMICON CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 008359 | /0790 | |
Jan 17 1997 | LG Semicon Co., Ltd. | (assignment on the face of the patent) | / | |||
Jul 26 1999 | LG SEMICON CO , LTD | Hynix Semiconductor Inc | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 015320 | /0542 | |
Dec 23 2004 | MagnaChip Semiconductor, Ltd | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL TRUSTEE | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 016470 | /0530 | |
Jul 30 2009 | Hynix Semiconductor Inc | MagnaChip Semiconductor, Ltd | NUNC PRO TUNC ASSIGNMENT SEE DOCUMENT FOR DETAILS | 023056 | /0273 | |
May 27 2010 | US Bank National Association | MAGNACHIP SEMICONDUCTOR LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY ADDRESS PREVIOUSLY RECORDED AT REEL: 024563 FRAME: 0807 ASSIGNOR S HEREBY CONFIRMS THE RELEASE BY SECURED PARTY | 034469 | /0001 | |
May 27 2010 | U S BANK NATIONAL ASSOCIATION | MAGNACHIP SEMICONDUCTOR LTD | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 024563 | /0807 |
Date | Maintenance Fee Events |
Feb 11 2004 | REM: Maintenance Fee Reminder Mailed. |
May 20 2004 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 20 2004 | M1554: Surcharge for Late Payment, Large Entity. |
Jun 24 2004 | ASPN: Payor Number Assigned. |
Dec 31 2007 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Feb 25 2010 | RMPN: Payer Number De-assigned. |
Mar 01 2010 | ASPN: Payor Number Assigned. |
Dec 22 2011 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jul 25 2003 | 4 years fee payment window open |
Jan 25 2004 | 6 months grace period start (w surcharge) |
Jul 25 2004 | patent expiry (for year 4) |
Jul 25 2006 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 25 2007 | 8 years fee payment window open |
Jan 25 2008 | 6 months grace period start (w surcharge) |
Jul 25 2008 | patent expiry (for year 8) |
Jul 25 2010 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 25 2011 | 12 years fee payment window open |
Jan 25 2012 | 6 months grace period start (w surcharge) |
Jul 25 2012 | patent expiry (for year 12) |
Jul 25 2014 | 2 years to revive unintentionally abandoned end. (for year 12) |