A method of fabricating a mos device having raised source/drain, raised isolation regions having isolation spacers, and a gate conductor having gate spacers is achieved. A layer of gate silicon oxide is grown over the surface of a semiconductor structure. A polysilicon layer is deposited overlying the gate silicon oxide layer. The polysilicon layer, gate silicon oxide layer and semiconductor structure are patterned and etched to form trenches. The trenches are filled with an isolation material to at least a level even with a top surface of the polysilicon layer to form raised isolation regions. The remaining polysilicon layer is patterned to remove polysilicon adjacent the raised isolation regions forming a gate conductor between the raised isolation regions. The gate conductor and the raised isolation regions having exposed sidewalls. The gate oxide layer between the gate conductor and raised isolation regions is removed. isolation spacers are formed on the exposed sidewalls of the raised isolation regions and gate spacers are formed on the exposed sidewalls of the gate conductor. A layer of silicon is deposited and patterned to form raised source and drain adjacent the gate spacers with source and drain being doped to form a mos device.

Patent
   6110787
Priority
Sep 07 1999
Filed
Sep 07 1999
Issued
Aug 29 2000
Expiry
Sep 07 2019
Assg.orig
Entity
Large
76
1
all paid
1. A method of fabricating a mos device, comprising the steps of:
providing a semiconductor structure;
growing a gate oxide layer over said semiconductor structure;
depositing a polysilicon layer over said gate oxide layer;
patterning and etching said polysilicon layer, said gate oxide layer, and said semiconductor structure to form trenches;
filing said trenches with an isolation material to at least a level even with a top surface of said patterned polysilicon layer to form raised isolation regions;
patterning said patterned polysilicon layer to remove a portion of said polysilicon layer adjacent said raised isolation regions to form a gate conductor between said raised isolation regions; said gate conductor and said raised isolation regions having exposed sidewalls;
removing said gate oxide layer between said gate conductor and said raised isolation regions;
forming lightly doped source and drain implants by ion implanting into said semiconductor structure;
forming isolation spacers on said exposed sidewalls of said raised isolation regions and gate spacers on said exposed sidewalls of said gate conductor;
selectively depositing an undoped silicon film between said gate conductor and said raised isolation regions adjacent said isolation and gate spacers to form raised source and drain areas; said raised source and drain areas composed of raised epitaxial silicon; and
doping said raised source and drain areas by implanting ions only into said raised source and drain areas; and
forming source/drain regions in said semiconductor structure by implanting ions completely through said doped raised source and drain areas and only into said semiconductor structure.
10. A method of fabricating a mos device, comprising the steps of:
providing a semiconductor structure;
growing a gate oxide layer over said semiconductor structure;
deposing a polysilicon layer over said gate oxide layer;
patterning and etching said polysilicon layer, said gate oxide layer, and said semiconductor structure to form trenches;
filling said trenches with an isolation material to at least a level even with a top surface of said patterned polysilicon layer to form raised isolation regions;
patterning said patterned polysilicon layer to remove a portion of said polysilicon layer adjacent said rained isolation regions to form a gate conductor between said raised isolation regions; said gate conductor and said raised isolation regions having exposed sidewalls;
removing said gate oxide layer between said gate conductor and said raised isolation regions;
forming extension ion implant diffusions in said semiconductor structure adjacent said gate conductor by ion implanting into said semiconductor structure;
forming isolation spacers on said exposed sidewalls of said raised isolation regions and gate spacers on said exposed sidewalls of said gate conductor;
selectively depositing an undoped silicon film between said gate conductor and said raised isolation regions adjacent said isolation and gate spacers to form raised source and drain areas; said raised source and drain areas comprised of raised epitaxial silicon;
doping said raised source and drain areas by implanting ions only into said raised source and drain areas; and
forming source/drain regions in said semiconductor structure by implanting ions completely through said doped raised source and drain areas and only into said semiconductor structure.
24. A method of fabricating a mos device, comprising the steps of:
providing a semiconductor structure;
growing a gate oxide layer from about 1 to 20 nm thick over said semiconductor structure;
depositing a polysilicon layer from about 150 to 300 nm thick over said gate oxide layer;
patterning and etching said polysilicon layer, said gate oxide layer, and said semiconductor structure to form trenches;
filling said trenches with an isolation material to at least a level even with a top surface of said patterned polysilicon layer to form raised isolation regions;
patterning said patterned polysilicon layer to remove a portion of said polysilicon layer adjacent said raised isolation regions to form a gate conductor between said raised isolation regions; said gate conductor and said raised isolation regions having exposed sidewalls;
removing said gate oxide layer between said gate conductor and said raised isolation regions;
forming lightly doped source and drain implants by implanting ions into said semiconductor structure;
forming isolation spacers on said exposed sidewalls of said raised isolation regions and gate spacers on said exposed sidewalls of said gate conductor;
selectively depositing an undoped silicon film by a selective epitaxial growth (SEG) process between said gate conductor and said raised isolation regions adjacent said isolation and gate spacers to form raised source and drain areas; said raised source and drain areas composed of raised epitaxial silicon;
doping said raised source and drain areas by implanting ions only into said raised source and drain areas; and
forming source/drain regions in said semiconductor structure by implanting ions completely through said SEG formed doped raised source and drain areas and only into said semiconductor structure.
19. A method of fabricating a mos device, comprising the steps of:
providing a semiconductor structure;
growing a gate oxide layer from about 1 to 20 nm thick over said semiconductor structure;
depositing a polysilicon layer from about 150 to 300 nm thick over said gate oxide layer;
patterning and etching said polysilicon layer, said gate oxide layer, and said semiconductor structure to form trenches;
filling said trenches with an isolation material to at least a level even with a top surface of said patterned polysilicon layer to form raised isolation regions;
patterning said patterned polysilicon layer to remove a portion of said polysilicon layer adjacent said raised isolation regions to form a gate conductor between said raised isolation regions; said gate conductor and said raised isolation regions having exposed sidewalls;
removing said gate oxide layer between said gate conductor and said raised isolation regions;
forming extension ion implant divisions in said semiconductor structure adjacent said gate conductor;
forming isolation spacers on said exposed sidewalls of said raised isolation regions and gate spacers on said exposed sidewalls of said gate conductor;
selectively depositing an undoped silicon film, by a selective epitaxial growth (SEG) process, between said gate conductor and said raised isolation regions adjacent said isolation and gate spacers to form raised source and drain areas; said raised source and drain areas composed of raised epitaxial silicon;
doping said raised source and drain areas by implanting ions only into said raised source and drain areas; and
forming source/drain regions in said semiconductor structure by implanting ions completely through said SEG formed doped raised source and drain areas and only into said semiconductor structure.
2. The method of claim 1, wherein said isolation material is SiO2.
3. The method of claim 1,
wherein said doping said raised source and drain areas are formed by ion implanting at an energy of from about 10 to 100 keV and at a dose of from about 1 E 15 to 5 E 15 atoms/cm2.
4. The method of claim 1, wherein said gate oxide layer is from about 1 to 20 nm thick.
5. The method of claim 1, wherein said polysilicon layer is from about 150 to 300 nm thick.
6. The method of claim 1, wherein said trenches are from about 400 to 800 nm within said semiconductor structure.
7. The method of claim 1, wherein said trenches are from about 525 to 575 nm within said semiconductor structure.
8. The method of claim 1, wherein said isolation spacers are from about 60 to 200 nm wide and said gate spacers are from about 50 to 160 nm wide.
9. The method of claim 1, wherein said isolation spacers are from about 90 to 110 nm wide and said gate spacers are from about 70 to 90 nm wide.
11. The method of claim 10, wherein said isolation material is SiO2.
12. The method of claim 10, wherein said raised source and drain areas are doped by ion implanting at an energy of from about 10 to 100 keV and at a dose of from about 1 E 15 to 5 E 15 atoms/cm2.
13. The method of claim 10, wherein said gate oxide layer is from about 1 to 20 nm thick.
14. The method of claim 10, wherein said polysilicon layer is from about 150 to 300 nm thick.
15. The method of claim 10, wherein said trenches are from about 400 to 800 nm within said semiconductor structure.
16. The method of claim 10, wherein said trenches are from about 525 to 575 nm within said semiconductor structure.
17. The method of claim 10, wherein said isolation spacers are from about 60 to 200 nm wide and said gate spacers are from about 50 to 160 nm wide.
18. The method of claim 10, wherein said isolation spacers are from about 90 to 110 nm wide and said gate spacers are from about 70 to 90 nm wide.
20. The method of claim 19, wherein said trenches are from about 400 to 800 nm within said semiconductor structure.
21. The method of claim 19, wherein said trenches are from about 525 to 575 nm within said semiconductor structure.
22. The method of claim 19, wherein said isolation spacers are from about 60 to 200 nm wide and said gate spacers are from about 50 to 160 nm wide.
23. The method of claim 19, wherein said isolation spacers are from about 90 to 110 nm wide and said gate spacers are from about 70 to 90 nm wide.

The present invention relates generally to methods of forming metal oxide semiconductor (MOS) devices and specifically to those having an elevated source and drain and elevated shallow trench isolation (STI), or raised isolation regions.

Raised source/drain (S/D) junctions can provide shallow junctions with low series resistance and the use of raised shallow trench isolation (STI) reduces leakage current through the devices and improves the threshold voltage control.

For example, U.S. Pat. No. 5,915,183 to Gambino et al. describes a process for forming raised source/drain (S/D) junctions using CMP (chemical mechanical polishing) combined with a recess etch of blanket polysilicon. The raised S/D are defined by gate conductors and by raised shallow trench isolation (STI). The process uses a salicide gate conductor, and conventional polysilicon deposition, CMP, and recess steps to form the raised S/D junctions, i.e. form SiN layer; form raised STIs; pattern SiN layer and form gate polysilicon; form raised polysilicon S/D; and form a salicide on the gate polysilicon and raised polysilicon S/D.

U.S. Pat. No. 5,789,792 to Tsutsumi describes a semiconductor device including an element isolating region for isolating a transistor formation region having an MOS transistor from other element formation regions. Two or more raised STI are formed in the element isolating region and are comprised of a first isolating and insulating material. A second insulating material is formed between the raised STI with the upper surfaces of the raised STI and second insulating material being at the same level.

U.S. Pat. No. 5,539,229 to Nobel, Jr. et al. describes a semiconductor structure comprising a transistor having a gate conductor that has first and second edges bounded by raised isolation structures, e.g. STI. A source diffusion is self-aligned to the third edge and a drain diffusion is self-aligned to the fourth edge of the gate electrode.

U.S. Pat. No. 5,918,131 to Hsu et al. describes a method for forming a shallow trench isolation (STI) structure having sidewall spacers that utilizes the early formation of strong oxide spacers so that for any subsequent pad oxide layer or sacrificial oxide layer removal using a wet etching method, the oxide layer adjacent to the substrate will not be over-etched to form recesses, thereby preventing the lowering of threshold voltage and the induction of a kink effect.

U.S. Pat. No. 5,882,983 to Gardner et al. describes a method for forming dielectric structures having a relatively low dielectric constant arranged adjacent to the opposed lateral edges of a trench isolation structure.

U.S. Pat. No. 5,721,173 to Yano et al. describes a method of forming a trench isolation structure in which a film is formed of a semiconductor substrate and a trench is formed in the semiconductor substrate through the film. A dielectric material is deposited in the trench and on the film. An etch resistant film is formed on the portions of the dielectric material in the trench and on exposed portions of the film at edge regions of the trench. The dielectric material on the film is selectively removed and the etch resistant film remaining on the dielectric material in the trench is selectively removed.

U.S. Pat. No. 5,786,262 to Jang et al. describes a method of forming a shallow trench isolation using ozone-TEOS as a gap filling material.

Accordingly, it is an object of the present invention to provide a method of forming a MOS device having a raised shallow trench isolation, or raised isolation regions, with sidewall spacers and a raised source/drain.

Another object of the present invention is to provide a method of forming a raised source/drain, a raised shallow trench isolation, or raised isolation regions, with sidewall spacers, and a gate conductor with gate spacers.

Other objects will appear hereinafter.

It has now been discovered that the above and other objects of the present invention may be accomplished in the following manner. Specifically, a method of fabricating a MOS device having raised source/drain, raised isolation regions having isolation spacers, and a gate conductor having gate spacers is achieved. A layer of gate silicon oxide is grown over the surface of a semiconductor structure. A polysilicon layer is deposited overlying the gate silicon oxide layer. The polysilicon layer, gate silicon oxide layer and semiconductor structure are patterned and etched to form trenches. The trenches are filled with an isolation material to at least a level even with a top surface of the polysilicon layer to form raised isolation regions. The remaining polysilicon layer is patterned to remove polysilicon adjacent the raised isolation regions forming a gate conductor between the raised isolation regions. The gate conductor and the raised isolation regions having exposed sidewalls. The gate oxide layer between the gate conductor and raised isolation regions is removed. Isolation spacers are formed on the exposed sidewalls of the raised isolation regions and gate spacers are formed on the exposed sidewalls of the gate conductor. A layer of silicon is deposited and patterned to form raised source and drain adjacent the gate spacers with source and drain being doped to form a MOS device. It is noted that the gate oxide under the gate conductor is a portion of the original gate oxide layer--no additional steps, i.e. removal of all of gate oxide and regrowing gate oxide under gate conductor, are required.

The features and advantages of the method of fabricating a MOS device having a raised source/drain, and raised isolation regions having sidewall spacers according to the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:

FIGS. 1 through 6 schematically illustrate in cross-sectional representation a preferred embodiment of the present invention.

Accordingly as shown in FIG. 1, starting semiconductor structure 10 preferably includes a upper layer of silicon and is understood to possibly include a semiconductor wafer or substrate, active and passive devices formed within the wafer, conductive layers and dielectric layers (e.g., inter-poly oxide (IPO), intermetal dielectric (IMD), etc.) formed over the wafer surface. The term "semiconductor structure" is meant to include devices formed within a semiconductor wafer and the layers overlying the wafer. Unless otherwise specified, all structures, layers, etc. may be formed or accomplished by conventional methods known in the prior art.

As shown in FIG. 2, gate silicon oxide layer 12 (preferably from about 1 to 20 nm thick and more preferably about 3 nm thick) is formed over the surface of semiconductor structure 10 with polysilicon layer 14 (preferably from about 150 to 300 nm thick and more preferably about 200 nm thick) formed overlying gate silicon oxide layer 12.

Referring to FIG. 3, trenches 16 are etched through poly layer 14, gate oxide layer 12 and into semiconductor structure 10 (preferably to a depth of from about 400 to 800 nm, and typically about 550 nm) preferably using suitable lithography, e.g. photo resist layers with openings, and reactive ion etching (RIE) techniques. Trenches 16 are filled with an appropriate isolation material, such as Si3 N4, SiON, or more preferably SiO2, deposited by low pressure chemical vapor deposition (LPCVD) or other suitable techniques at least level with a top surface of poly layer 14. The isolation material is then patterned as necessary, preferably by chemical mechanical polishing (CMP), to form shallow isolation trenches (STI), or raised isolation regions, 18.

As shown in FIG. 4, the remaining poly layer 14 is patterned to remove poly layer 14 adjacent raised isolation regions 18 to form gate conductor 20 between raised isolation regions 18. Gate oxide layer 12 between gate conductor 20 and raised isolation regions 18 is then removed leaving gate oxide layer 12' underneath gate conductor 20. It is noted that 12' is a portion of the original gate oxide layer 12--no additional steps are required, e.g. removal of all of gate oxide 12 and regrowing gate oxide 12' under gate conductor 20. Gate conductor 20 has exposed gate sidewalls 20' and raised isolation regions 18 have exposed sidewalls 18'. Low doped source/drain (LDD) ion implants, or extension ion implant diffusions, 22 for the source/drain junctions may be performed prior to the isolation spacer formation.

As shown in FIG. 5, isolation spacers 24 are formed adjacent raised isolation regions 18 on exposed sidewalls 18', and gate spacers 26 are formed adjacent gate conductor 20 on exposed gate sidewalls 20'. Isolation and gate spacers 24, 26, respectively, may be formed of SiON and SiN and most preferably SiO2. Spacers 24, 26 can be formed by LPCVD depositing from about 60 to 200 nm, and more preferably about 100 nm Si3 N4, followed by an reactive ion etch (RIE) spacer etch. Isolation spacers 24 are from about 50 to 160 nm wide, and more preferably about 80 nm wide, and gate spacers 26 are from about 50 to 160 nm wide, and more preferably about 80 nm wide.

Any oxide or contamination on the substrate is removed, preferably by using a wet etch of dilute HF.

Next, intrinsic epitaxial silicon, amorphous silicon, or polysilicon 28 is selectively deposited preferably by selective epitaxial growth (SEG) to a thickness of from about 150 to 300 nm and more preferably about 200 nm which will form raised source/drain (S/D) 30, 32. Also, intrinsic epitaxial silicon, amorphous silicon, or polysilicon 28 may be deposited by selective LPCVD (low pressure chemical vapor deposition). Intrinsic silicon 28/raised source/drain (S/D) 30, 32 is recessed below the top surfaces of raised isolation regions 18 and gate conductor 20 by from 100 to 150 nm and more preferably about 130 nm.

Epitaxial silicon/amorphous/polysilicon 28 may be doped in situ as grown, or the recessed epitaxial silicon/polysilicon 28 may be doped by other conventional techniques such as ion implantation (at an energy from about 10 to 100 keV and at a dose of from about 1 E 15 to 5 E 15 atoms/cm2 and more preferably at an energy from about 30 to 70 keV and at a dose of from about 3 E 15 to 5 E 15 atoms/cm2) and annealing to form doped source/drain 30, 32. Source/drain regions 23 are preferably formed by ion implantation after the deposition of epitaxial silicon/amorphous/polysilicon 28. Also, source/drain regions 23 may be formed by diffusion from source/drain 30, 32. Source/drain regions 23 are formed below source/drain 30, 32 and outboard low doped source/drain (LDD) ion implants, or extension ion implant diffusions, 22.

As shown in FIG. 6, conventional methods may be used to form interlevel dielectric layer (ILD) 34 over the MOS device of the present invention with ILD contacts 36 (comprised of tungsten, e.g.) connected to source/drain 30, 32.

While particular embodiments of the present invention have been illustrated and described, it is not intended to limit the invention, except as defined by the following claims.

Chan, Lap, Ang, Ting Cheong, Quek, Shyue Pong, Loong, Sang Yee

Patent Priority Assignee Title
10128343, Sep 30 2015 International Business Machines Corporation III-V MOSFET with self-aligned diffusion barrier
6190977, Apr 30 1999 ACER SEMICONDUCTOR MANUFACTURING INC ; TSMC-ACER Semiconductor Manufacturing Corporation; TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Method for forming MOSFET with an elevated source/drain
6214680, Dec 13 1999 Chartered Semiconductor Manufacturing, Ltd. Method to fabricate a sub-quarter-micron MOSFET with lightly doped source/drain regions
6258677, Oct 01 1999 Chartered Seminconductor Manufacturing Ltd. Method of fabricating wedge isolation transistors
6300172, Oct 01 1999 Chartered Semiconductor Manufacturing Ltd. Method of field isolation in silicon-on-insulator technology
6372584, Aug 01 2000 GLOBALFOUNDRIES Inc Method for making raised source/drain regions using laser
6380063, Mar 01 2000 International Business Machines Corporation Raised wall isolation device with spacer isolated contacts and the method of so forming
6399450, Jul 05 2000 Advanced Micro Devices, Inc. Low thermal budget process for manufacturing MOS transistors having elevated source and drain regions
6406954, Sep 02 1999 Micron Technology, Inc Method for forming out-diffusing a dopant from the doped polysilicon into the N-type and P-type doped portion
6472274, Jun 29 2000 International Business Machines Corporation MOSFET with self-aligned channel edge implant and method
6524920, Feb 09 2001 GLOBALFOUNDRIES Inc Low temperature process for a transistor with elevated source and drain
6551885, Feb 09 2001 GLOBALFOUNDRIES U S INC Low temperature process for a thin film transistor
6562686, Mar 29 2001 Hynix Semiconductor Inc. Method for fabricating semiconductor device
6649460, Oct 25 2001 GOOGLE LLC Fabricating a substantially self-aligned MOSFET
6756277, Feb 09 2001 Advanced Micro Devices, Inc. Replacement gate process for transistors having elevated source and drain regions
6774000, Nov 20 2002 AURIGA INNOVATIONS, INC Method of manufacture of MOSFET device with in-situ doped, raised source and drain structures
6787424, Feb 09 2001 Advanced Micro Devices, Inc. Fully depleted SOI transistor with elevated source and drain
6858903, Nov 20 2002 GLOBALFOUNDRIES U S INC MOSFET device with in-situ doped, raised source and drain structures
7071068, Dec 31 1999 Hyundai Electronics Industries Co., Ltd. Transistor and method for fabricating the same
7312125, Feb 05 2004 Advanced Micro Devices, Inc. Fully depleted strained semiconductor on insulator transistor and method of making the same
7576379, Feb 05 2007 International Business Machines Corporation Floating body dynamic random access memory with enhanced source side capacitance
7682914, Mar 03 2005 Agency for Science, Technololgy, and Research Fully salicided (FUCA) MOSFET structure
7737502, Jun 09 2004 TWITTER, INC Raised STI process for multiple gate ox and sidewall protection on strained Si/SGOI sructure with elevated source/drain
7745847, Aug 09 2007 Marlin Semiconductor Limited Metal oxide semiconductor transistor
8076194, Aug 09 2007 Marlin Semiconductor Limited Method of fabricating metal oxide semiconductor transistor
8298913, Oct 12 2010 GLOBALFOUNDRIES U S INC Devices with gate-to-gate isolation structures and methods of manufacture
8324059, Apr 25 2011 United Microelectronics Corp. Method of fabricating a semiconductor structure
8404560, Oct 12 2010 ALSEPHINA INNOVATIONS INC Devices with gate-to-gate isolation structures and methods of manufacture
8426284, May 11 2011 United Microelectronics Corp. Manufacturing method for semiconductor structure
8431460, May 27 2011 United Microelectronics Corp. Method for fabricating semiconductor device
8445363, Apr 21 2011 United Microelectronics Corp. Method of fabricating an epitaxial layer
8455330, Oct 12 2010 GLOBALFOUNDRIES Inc Devices with gate-to-gate isolation structures and methods of manufacture
8466502, Mar 24 2011 United Microelectronics Corp. Metal-gate CMOS device
8476169, Oct 17 2011 United Microelectronics Corp. Method of making strained silicon channel semiconductor structure
8481391, May 18 2011 United Microelectronics Corp. Process for manufacturing stress-providing structure and semiconductor device with such stress-providing structure
8546219, Oct 13 2011 GLOBALFOUNDRIES U S INC Reducing performance variation of narrow channel devices
8575043, Jul 26 2011 United Microelectronics Corp. Semiconductor device and manufacturing method thereof
8592271, Mar 24 2011 United Microelectronics Corp. Metal-gate CMOS device and fabrication method thereof
8647941, Aug 17 2011 United Microelectronics Corp. Method of forming semiconductor device
8647953, Nov 17 2011 Marlin Semiconductor Limited Method for fabricating first and second epitaxial cap layers
8664069, Apr 05 2012 United Microelectronics Corp. Semiconductor structure and process thereof
8674433, Aug 24 2011 United Microelectronics Corp. Semiconductor process
8691659, Oct 26 2011 United Microelectronics Corp. Method for forming void-free dielectric layer
8709930, Nov 25 2011 United Microelectronics Corp. Semiconductor process
8710632, Sep 07 2012 United Microelectronics Corp.; United Microelectronics Corporation Compound semiconductor epitaxial structure and method for fabricating the same
8716750, Jul 25 2011 United Microelectronics Corp. Semiconductor device having epitaxial structures
8753902, Mar 13 2013 United Microelectronics Corp. Method of controlling etching process for forming epitaxial structure
8754448, Nov 01 2011 United Microelectronics Corp. Semiconductor device having epitaxial layer
8765546, Jun 24 2013 Marlin Semiconductor Limited Method for fabricating fin-shaped field-effect transistor
8796695, Jun 22 2012 United Microelectronics Corp. Multi-gate field-effect transistor and process thereof
8835243, May 04 2012 Marlin Semiconductor Limited Semiconductor process
8853060, May 27 2013 United Microelectronics Corp. Epitaxial process
8853740, Oct 17 2011 United Microelectronics Corp. Strained silicon channel semiconductor structure
8866230, Apr 26 2012 Marlin Semiconductor Limited Semiconductor devices
8878260, Oct 12 2010 GLOBALFOUNDRIES U S INC Devices with gate-to-gate isolation structures and methods of manufacture
8884346, Apr 05 2012 United Microelectronics Corp. Semiconductor structure
8895396, Jul 11 2013 United Microelectronics Corp. Epitaxial Process of forming stress inducing epitaxial layers in source and drain regions of PMOS and NMOS structures
8927376, Nov 01 2011 United Microelectronics Corp. Semiconductor device and method of forming epitaxial layer
8951876, Jun 20 2012 United Microelectronics Corp. Semiconductor device and manufacturing method thereof
8981487, Jul 31 2013 United Microelectronics Corp. Fin-shaped field-effect transistor (FinFET)
8999793, Jun 22 2012 United Microelectronics Corp. Multi-gate field-effect transistor process
9034705, Mar 26 2013 United Microelectronics Corp. Method of forming semiconductor device
9040383, Oct 12 2010 TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Devices with gate-to-gate isolation structures and methods of manufacture
9041107, Oct 12 2010 TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Devices with gate-to-gate isolation structures and methods of manufacture
9064893, May 13 2013 United Microelectronics Corp. Gradient dopant of strained substrate manufacturing method of semiconductor device
9076652, May 27 2013 United Microelectronics Corp. Semiconductor process for modifying shape of recess
9117925, Jan 31 2013 United Microelectronics Corp. Epitaxial process
9136348, Mar 12 2012 United Microelectronics Corp. Semiconductor structure and fabrication method thereof
9202914, Mar 14 2012 United Microelectronics Corporation Semiconductor device and method for fabricating the same
9263579, May 27 2013 United Microelectronics Corp. Semiconductor process for modifying shape of recess
9269811, Jun 20 2012 United Microelectronics Corp. Spacer scheme for semiconductor device
9312359, Mar 12 2012 United Microelectronics Corp. Semiconductor structure and fabrication method thereof
9349718, Aug 26 2014 GLOBALFOUNDRIES Inc. ESD snapback based clamp for finFET
9443970, Mar 14 2012 United Microelectronics Corporation Semiconductor device with epitaxial structures and method for fabricating the same
9601486, Aug 26 2014 GLOBALFOUNDRIES Inc. ESD snapback based clamp for finFET
9947755, Sep 30 2015 International Business Machines Corporation III-V MOSFET with self-aligned diffusion barrier
Patent Priority Assignee Title
5539229, Dec 28 1994 International Business Machines Corporation MOSFET with raised STI isolation self-aligned to the gate stack
/////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Aug 13 1999CHAN, LAPChartered Semiconductor Manufacturing LTDASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0102280600 pdf
Aug 13 1999ANG, TING CHEONGChartered Semiconductor Manufacturing LTDASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0102280600 pdf
Aug 13 1999QUEK, SHYUE PONGChartered Semiconductor Manufacturing LTDASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0102280600 pdf
Aug 13 1999LOONG, SANG YEEChartered Semiconductor Manufacturing LTDASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0102280600 pdf
Sep 07 1999Chartered Semiconductor Manufacturing Ltd.(assignment on the face of the patent)
Date Maintenance Fee Events
Dec 19 2003M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Mar 10 2008REM: Maintenance Fee Reminder Mailed.
May 07 2008M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
May 07 2008M1555: 7.5 yr surcharge - late pmt w/in 6 mo, Large Entity.
Sep 22 2011M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Aug 29 20034 years fee payment window open
Feb 29 20046 months grace period start (w surcharge)
Aug 29 2004patent expiry (for year 4)
Aug 29 20062 years to revive unintentionally abandoned end. (for year 4)
Aug 29 20078 years fee payment window open
Feb 29 20086 months grace period start (w surcharge)
Aug 29 2008patent expiry (for year 8)
Aug 29 20102 years to revive unintentionally abandoned end. (for year 8)
Aug 29 201112 years fee payment window open
Feb 29 20126 months grace period start (w surcharge)
Aug 29 2012patent expiry (for year 12)
Aug 29 20142 years to revive unintentionally abandoned end. (for year 12)