A novel two-step chem/mech polishing process is described for making tungsten metal plugs in a low-k polymer intermetal dielectric (IMD) layer for ULSI circuits. Since the etch selectivity between the polymer and photoresist is low, a hard mask (SiO2) is used over the low-k IMD layer to allow contact openings to be etched in the low-k polymer. A tungsten metal is deposited and a first polishing step, having a high polishing selectivity of tungsten to SiO2, is used to form tungsten plugs. However, during the etching of the contact openings, erosion of the hard mask at the periphery of the openings is damaged and degrades the IMD, and causes residual metal between the plugs to cause intralevel shorts. To eliminate this problem, a second shorter polishing step, having a low polishing selectivity of tungsten to SiO2, is then used to remove the hard mask and remove any residual metal between adjacent metal plugs.
|
1. A method for making metal plugs in an intermetal dielectric layer comprising the steps of:
providing a semiconductor substrate having semiconductor devices and a planar insulating layer on surface of said substrate; depositing a conducting layer on said planar insulating layer; patterning said conducting layer to form electrical interconnections for said semiconductor devices; depositing a planar intermetal dielectric layer over said electrical interconnections; depositing a hard mask layer on said intermetal dielectric layer; etching contact openings in said hard mask layer and said intermetal dielectric layer to said electrical interconnections; depositing a conformal barrier layer on said hard mask layer and in said contact openings; depositing a metal layer sufficiently thick to fill said contact openings and to form an planar surface; forming metal plugs in said contact openings by a first chemical/mechanical polishing of said metal layer and said barrier layer selectively to said hard mask; using a second chemical/mechanical polishing to remove said hard mask layer and polishing said metal plugs at a comparable polishing rate and thereby minimizing electrical shorts between adjacent said metal plugs.
11. A method for making metal plugs in an intermetal dielectric layer comprising the steps of:
providing a semiconductor substrate having semiconductor devices and a planar insulating layer on surface of said substrate; depositing a conducting layer on said planar insulating layer; patterning said conducting layer to form electrical interconnections for said semiconductor devices; depositing a planar intermetal dielectric layer composed of polymer over said electrical interconnections; depositing a hard mask layer on said intermetal dielectric layer; etching contact openings in said hard mask layer and said intermetal dielectric,layer to said electrical interconnections; depositing a conformal barrier layer on said hard mask layer and in said contact openings; depositing a tungsten metal layer sufficiently thick to fill said contact openings and to form an planar surface; forming tungsten metal plugs in said contact openings by a first chemical/mechanical polishing of said tungsten metal layer and said barrier layer selectively to said hard mask; using a second chemical/mechanical polishing to remove said hard mask layer and polishing said tungsten metal plugs at a comparable polishing rate and thereby minimizing electrical shorts between adjacent said metal plugs.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
8. The method of
9. The method of
10. The method of
12. The method of
13. The method of
14. The method of
15. The method of
16. The method of
17. The method of
18. The method of
19. The method of
20. The method of
|
|||||||||||||||||||||||||
(1) Field of the Invention
The present invention relates to semiconductor manufacturing processing, and more particularly to a chemical/mechanical polishing (CMP) process for making tungsten metal plugs in low-k (having a low dielectric constant) intermetal dielectric (IMD) layers. The method uses a hard mask and a two-step selective CMP process for making tungsten plugs that are planar with the low-k IMD layer and avoids polishing damage such as erosion and dishing of the IMD layer.
(2) Description of the Prior Art
The packing density of devices on integrated circuits has dramatically increased on ultra-large scale integrated (ULSI) circuits due to advances in semiconductor processing, such as the use of high-resolution photolithography and anisotropic plasma etching. In this sub-micron technology the allowed packing density of devices on an integrated circuit is strongly dependent on the metal interconnection density. As future design rules are more aggressively scaled down, for example, down to 0.18 to 0.1 micrometers (um), more levels of metal are required to effectively interconnect the high density of discrete devices on the chip.
However, as the number of metal levels increases and the topography gets rougher, it becomes increasingly difficult to pattern the metal levels. This results because a shallow depth of focus (DOF) is required when exposing the photoresist, and the rough topography can result in distorted photoresist images. Another problem is that it is difficult to etch sub-micron feature sizes in the metal layers using anisotropic etching without leaving residue in the underlying rough topography that can cause intralevel electrical shorts.
One method of circumventing these problems is to provide a planar surface and to use a damascene process in which contact openings and trench recesses are etched in the insulator. Then a metal is deposited and chem/mech polished back to provide metal plugs in the contact openings and metal interconnections in the recesses. This results in a planar surface for the next level of processing.
To improve the circuit performance by reducing the RC time constant, it is becoming increasing popular to use a low-k (low dielectric) insulator such as low-k polymers which make it difficult to chem/mech polish the overlying metal layers without damaging the polymer. It is also difficult to pattern the low-k polymer using a photoresist mask and oxygen (O2) plasma etching because of the poor etch selectivity between the photoresist and the polymer. Therefore a hard mask, such as silicon oxide (SiO2) or silicon nitride (Si3 N4), is used over the low-k polymer to provide a mask for selective etching. However, when the photoresist and hard mask are used to etch closely spaced contact openings in the low-k polymer, a severe erosion of the photoresist mask leads to a damaged oxide hard mask at the perimeter of the contact openings, which significantly degrades the planarity of the intermetal dielectric (IMD) layer (low-k polymer and hard mask). Then when the metal is deposited and polished back to form metal plugs in the contact openings, residual metal can result between adjacent metal plugs causing intralevel shorts.
Several methods of making these metal plugs in an insulating layer are described in the literature. Yu et al. in U.S. Pat. No. 5,244,534 teach a two-step chem/mech polishing method for making tungsten plugs in an insulating layer such as BPSG oxide. A first polishing step polishes a tungsten metal selectively to an oxide that results in recessed metal plugs in contact openings in the BPSG oxide. A second polishing step polishes the oxide selectively to the tungsten to remove any residual metal and to form an upward-protruding metal plug to provide a better contact for the next level of metal interconnections. Yu et al. do not address forming tungsten plugs in a low-k polymer layer. In Farkas et al., U.S. Pat. No. 5,614,444, a method is described for including an additive to a polishing slurry to increase the selectivity of the metal polishing to the underlying SiO2 layer. Huang et al. in U.S. Pat. No. 5,747,382 teach a method using a chem/mech polish to provide a planar surface, and a second reactive ion etching is used to remove contaminants in seams in the planarized layer that could cause eruptions during subsequent processing. Stager et al. in U.S. Pat. No. 5,707,492 describe a method of applying titanium to a polishing pad that provides a high polishing rate and good polishing uniformity in a polishing process. Jaso in U.S. Pat. No. 5,726,099 describes a method for using a touch-up slurry during chem/mech polishing that polishes the tungsten stud material and the insulating material (SiO2) at a nearly identical removal rate. Gambino et al. in U.S. Pat. No. 5,573,633 teach a method for forming metal plugs in via holes in a planar insulating layer using a thick polysilicon layer as a chem/mech polish stop layer. A short chem/mech polish is then used to remove the polysilicon. Joshi et al. in U.S. Pat. No. 5,403,779 describe a method for forming low resistance (AlCu or Cu) contact plugs having a refractory metal cap. The refractory metal cap protects the plugs while the AlCu or Cu is selectively removed on the remaining wafer surface. The structure is then made planar by chem/mech polishing or by selective reactive ion etching the refractory metal cap.
There is still a need in the semiconductor industry to provide an improved chem/mech polishing process that forms tungsten plugs in a low-k polymer insulating layer without dishing and corrosion of the surface of the low-k layer, while avoiding intralevel shorts between closely spaced tungsten plugs in via holes.
It is a principal object of this invention to provide a method for making tungsten plugs in a polymer intermetal dielectric (IMD) layer using an improved two-step chemical/mechanical polishing (CMP) process.
It is another object of this invention to provide a two-step CMP process, wherein the first CMP step polishes back a tungsten layer to form tungsten plugs, and the second CMP step is used to selectively removes a damaged silicon oxide (SiO2) hard mask over the IMD layer to prevent via-to-via shorts.
The method for making reliable metal plugs in a low-k (low dielectric) intermetal dielectric (IMD) layer on a semiconductor substrate using an oxide hard mask and a two-step CMP process is now described. The method uses a first chem/mech polishing to minimize surface dishing and corrosion of the IMD layer, and a second chem/mech polishing is used to remove the hard mask and improves the planarity and minimizes electrical shorts between adjacent metal plugs. Although the method is described for making metal plugs in contact openings to an underlying conducting layer, such as to one of the metal interconnections, it should be understood that the method can also be used to make metal plugs in contact openings to the substrate and to patterned polysilicon layers that form portions of devices, such as field effect transistors (FETs), bit lines, and the like.
The method for making metal plugs in a low-k IMD layer by a two-step chemical/mechanical polishing process begins by providing a semiconductor substrate having a planar insulating layer over devices on the substrate. A conducting layer, such as Ti--TiN/AlCu/Ti--TIN, is deposited and patterned to form electrical interconnections. A planar intermetal dielectric layer, more specifically a low-k polymer layer, is deposited by spin coating over the electrical interconnections. Next, a hard mask layer, such as a plasma-enhanced chemical-vapor-deposited (PECVD) silicon oxide (SiO2) using tetraethosiloxane (TEOS) is deposited over the low-k polymer layer, and is referred to as PETEOS oxide. Contact openings (via holes) are etched in the hard mask layer and the low-k polymer layer to the electrical interconnections. A conformal barrier layer, such as Ti/TiN is deposited on the hard mask layer and in the contact openings. A metal layer, such as tungsten (W), is then deposited on the barrier layer and is sufficiently thick to fill the contact openings and to form an essentially planar surface. A first chem/mech polishing is used to polish the tungsten layer and the Ti/TiN barrier layer to the hard mask layer to form tungsten metal plugs in the contact openings. The polishing parameters for the first chem/mech polishing are selected to provide a high polish selectivity of tungsten to the PETEOS CVD oxide hard mask to minimize dishing and corrosion. A second, shorter chemical/mechanical polishing step is carried out using polishing parameters that provide non-selective polishing of tungsten to the PETEOS oxide hard mask. Because of this short polishing, the hard mask is removed without significant dishing, and any metal residue between the metal plugs is removed thereby minimizing electrical shorts and improving reliability.
The objects and other advantages of this invention are best understood with reference to the preferred embodiment when read in conjunction with the following drawings.
FIGS. 1 through 6 are schematic cross-sectional views showing the sequence of process steps, by the method of this invention, for making metal plug contacts in a low-k polymer intermetal dielectric layer by a two-step chem/mech polishing process using a hard mask.
FIG. 7 is a plot from the prior art of the selective polishing rates of a metal to plasma-enhanced tetraethosiloxane (PETEOS) oxide as a function of platen speed (rpm).
FIG. 8 is a plot from the prior art of the selective polishing rates of a metal to PETEOS oxide as a function of polishing pressure (psi).
The present invention relates to a method for forming metal plugs in a low-k polymer intermetal dielectric (IMD) layer using a hard mask composed of SiO2, Si3 N4, or silicon oxynitride (SiON) and two chem/mech polishing steps. Although the method is described for a single metal plug contact in an IMD layer, it should be well understood by those skilled in the art that the process can be repeated to complete the multilevel interconnections on an integrated circuit.
Referring now to FIG. 1, the method for making these improved metal plugs in a low-K IMD using a two-step chemical/mechanical polishing process and a hard mask begins by providing a semiconductor substrate 10. Typically the substrate is composed of a single-crystal silicon and has semiconductor devices formed therein, such as field effect transistors (FETs), bipolars, and the like, which are not explicitly shown in the drawings. An insulating layer 12 is deposited to electrically insulate the devices on the substrate 10. Typically the insulating layer is a silicon oxide and is planarized, for example by chemical/mechanical polishing. The next level of electrical interconnections is formed by depositing a barrier/adhesion layer 14, such as Ti/TiN, a low resistance metal layer such as Al/cu alloy 16, and an upper barrier layer 18, such as Ti/TiN that also serves as an antireflective coating (ARC) layer. Typically the Ti/TiN layers 14 and 18 are deposited to a thickness of between about 200 and 500 Angstroms, and the metal layer 16 is deposited to a thickness of between about 3500 and 6000 Angstroms. The multilayer (14, 16, and 18) are then patterned by conventional photolithographic techniques and anisotropic plasma etching to form metal interconnections, as shown in FIG. 1.
Still referring to FIG. 1, a planar intermetal dielectric (IMD) layer 20 is deposited. For high-density integrated circuits with sub-micron feature sizes, it is preferable to use a low-k polymer layer which is deposited by spin coating over the electrical interconnections. The preferred polymer is a poly(arylene ether). The polymer IMD layer 20 is deposited to a preferred thickness of between about 18000 and 22000 Angstroms, and is chem/mech polished back to a thickness of between about 7000 and 9000 Angstroms.
Next, a hard mask layer 22, preferably a SiO2, is deposited over the polymer IMD layer 20. Layer 22 is deposited at low temperature by PECVD using a reactant gas such as TEOS. The hard mask layer 22 is deposited to a thickness of between about 1000 and 2000 Angstroms. Alternatively, the hard mask layer 22 can be composed of Si3 N4 or SiON.
Referring to FIG. 2, a photoresist mask 24 and anisotropic plasma etching are used to etch contact openings (via holes) 2 in the hard mask layer 22 aligned over the underlying metal interconnections formed from layers 14, 16, and 18. Preferably the hard mask layer 22 is etched using high-density-plasma (HDP) etching and an etchant gas mixture consisting of CHF3 at a flow rate of 40 standard cubic centimeters per minute (sccm), CF4 at a flow rate of 20 sccm, Ar at a flow rate of 100 sccm, and N2 at a flow rate of 10 sccm. The etching is carried out in the etching chamber at the above flow rates and at a pressure of 20 milliTorr and at an RF power of 1000 Watts with an RF bias on the substrate of 250 Watts.
Referring to FIG. 3, the remaining photoresist mask 24 and the hard mask 22 are then used to continue etching the contact openings 2 in the low-k polymer layer 20 to the electrical interconnections. The low-k polymer layer 20 is preferably etched using a HDP etcher and an etchant gas mixture of O2 at a flow rate of 20 sccm in a carrier gas of Ar at a flow rate of 20 sccm. The etching is carried out in the etching chamber at a pressure of 15 milliTorr and at an RF power of 1000 Watts with an RF bias on the substrate of 500 Watts. However, because of the low etch-rate selectivity between the photoresist mask 24 and the low-k polymer (poly(arylene ether)) 20, the severe photoresist loss results in damage (erosion) to the SiO2 hard mask 22 at the perimeter of the contact openings 2, as depicted by the points A in FIG. 3.
Referring to FIG. 4 and continuing with the process, a conformal barrier layer 26 is deposited on the hard mask layer 24 and in the contact openings 2. Layer 26 is preferably titanium/titanium nitride (Ti/TiN). The Ti is deposited preferably by chemical vapor deposition using, for example, a reactant gas such as titanium tetrachloride (TiCl4), and is deposited to a thickness of between about 100 and 300 Angstroms. Alternatively, the Ti can be deposited by physical vapor deposition (PVD), such as by sputter deposition from a Ti target. When the Ti is deposited by PVD, a nitrogen reactant gas can be introduced after the Ti deposition to deposit a TiN layer on the Ti. The TiN is deposited to a thickness of between about 100 and 200 Angstroms. Alternatively, the TiN can be formed by CVD.
Still referring to FIG. 4, a metal layer 28 is deposited over the Ti/TiN barrier layer 26 and is sufficiently thick to fill the contact openings 2, and more specifically to a thickness of between about 3000 and 5000 Angstroms. Layer 28 is preferably a refractory metal such as tungsten (W). However, other metals can also be used. The tungsten layer 28 is deposited by CVD using a reactant gas mixture such as tungsten hexafluoride (WF6), H2, N2, and Ar. For example, the tungsten layer 28 can be deposited using a commercially available system such as an AMAT tungsten CVD tool, manufactured by Applied Materials Corporation of U.S.A. The tungsten deposition is carried out at a temperature of 475°C using WF6 at a flow rate of 75 sccm with, H2 at a flow rate of 500 sccm, N2 at a flow rate of 300 sccm, and Ar at a flow rate of 2400 sccm, and at a pressure of 80 Torr.
Referring now to FIG. 5 and by the method of this invention, a first chem/mech polishing step is carried out to polish the tungsten layer 28 and the Ti/TiN barrier layer 26 to the hard mask layer 22 to form tungsten metal plugs 28 in the contact openings 2. The polishing parameters for the first chem/mech polishing step are selected to provide a high polishing selectivity of tungsten and the barrier layer 26 to the PETEOS oxide hard 22 mask to minimize dishing and corrosion of the substrate surface, in particular the low-k polymer 20. To achieve a high tungsten-to-oxide selectivity, the polishing pressure, the platen speed, and/or the slurry composition and pad characteristics can be adjusted for the polishing tool. The polishing selectivity of tungsten to PETEOS oxide hard mask is preferably greater than between about 100:1 and 150:1. The high-selectivity polishing can be achieved using commercially available equipment, for example, an Avanti Model 472 or Avanti Model 372M can be used with a slurry such as W-A355 available from Rippey Company of U.S.A., and using a pad type of IC1000/SUBA IV available from Rodel Company of U.S.A. The polishing is carried out at a pressure of 5.0+/-1 pounds per square inch (psi) at a speed of 40+/-4 rpm, a back pressure of 1 to 4 psi, a platen speed of 50+/-4 rpm. At these conditions the removal rate of tungsten is greater than 4500 Angstroms per minute, the non-uniformity is less than 10% across a 200-millimeter (mm) wafer, and the tungsten-to-TEOS-oxide removal rate ratio is greater than 500:1.
Referring to FIG. 6, a second, shorter chemical/mechanical polishing step is carried out next using polishing parameters that provide non-selective polishing of the tungsten 28 and the barrier layer 26 to the PETEOS oxide hard mask 22. Because of this short polishing step, the hard mask is removed without significant dishing, and any metal residue between the metal plugs is removed thereby minimizing electrical shorts and improving reliability. The polishing parameters for the second chem/mech polishing step are selected to provide a non-selective polishing rate of the tungsten 28 and the barrier layer 26 to the PETEOS oxide hard 22 mask to remove the hard mask 22. This short polishing step also minimizes dishing and corrosion of the substrate surface, in particular the low-k polymer 20. To achieve this non-selective polishing, the polishing pressure, the platen speed, and/or the slurry composition and pad characteristics can be adjusted for the polishing tool. The polishing selectivity between the tungsten and PETEOS oxide hard mask is ideally 1:1, but is at least less than about 25:1. The non-selective polishing can be achieved using commercially available equipment, for example, an Avanti Model 472 or Avanti Model 372M can be used with a slurry such as MSW1000 available from Rodel Company of U.S.A., and using a pad type of SUBA 500 available from Rodel Company of U.S.A. The polishing is carried out at a pressure of 7.0+/-1 psi, at wafer carrier speed of 40+/-4 rpm, a back pressure of 0 psi, a platen speed of 50+/-4 rpm. At these conditions the removal rate of tungsten is greater than 1500 Angstroms per minute, the non-uniformity is less than 5% across a 200-mm wafer, and the tungsten-to-PETEOS-oxide removal rate ratio is about 20:1.
Referring to FIGS. 7 and 8, a typical polishing selectivity of a metal to a PETEOS oxide, such as hard mask 22, can be adjusted (fine tuned) to optimize the processing parameters. In FIG. 7 the curve 30 shows the etch-rate ratio of the metal polishing to the PETEOS-oxide polishing along the Y axis 32 as a function of the platen speed in rpm along the X axis 34. By increasing the platen speed, the polishing-rate ratio can be decreased. In FIG. 8 the curve 36 shows the polish-rate ratio of a metal polishing to the PETEOS-oxide polishing along the Y axis 38 as a function of the polishing pressure in psi along the X axis 40. By increasing the polishing pressure, the polishing-rate ratio can be decreased to optimize the polishing process for the second chem/mech polishing step.
While the invention has been particularly shown and described with reference to the preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and detail may be made without departing from the spirit and scope of the invention.
| Patent | Priority | Assignee | Title |
| 6372632, | Jan 24 2000 | Taiwan Semiconductor Manufacturing Company | Method to eliminate dishing of copper interconnects by the use of a sacrificial oxide layer |
| 6404055, | Nov 03 2000 | Samsung Electronics Co., Ltd. | Semiconductor device with improved metal interconnection and method for forming the metal interconnection |
| 6440857, | Jan 25 2001 | Everlight USA, Inc. | Two-step CMP method and employed polishing compositions |
| 6468908, | Jul 09 2001 | Taiwan Semiconductor Manufacturing Company | Al-Cu alloy sputtering method with post-metal quench |
| 6551915, | Jul 03 2001 | Taiwan Semiconductor Manufacturing Co., Ltd. | Thermal annealing/hydrogen containing plasma method for forming structurally stable low contact resistance damascene conductor structure |
| 6596640, | Jun 21 2002 | Intel Corporation | Method of forming a raised contact for a substrate |
| 6630407, | Mar 30 2001 | Lam Research Corporation | Plasma etching of organic antireflective coating |
| 6821885, | Jan 10 2001 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing the same |
| 6864177, | Dec 26 2001 | Hynix Semiconductor Inc. | Method for manufacturing metal line contact plug of semiconductor device |
| 6872665, | Jul 12 1999 | Texas Instruments Incorporated | Process flow for dual damescene interconnect structures |
| 6887783, | Jan 15 2002 | Infineon Technologies AG | Bilayer HDP CVD/PE CVD cap in advance BEOL interconnect structures and method thereof |
| 6914320, | Jan 15 2002 | Infineon Technologies AG | Bilayer HDP CVD/PE CVD cap in advanced BEOL interconnect structures and method thereof |
| 6951807, | Jul 30 2001 | Kioxia Corporation | Semiconductor device and manufacturing method thereof |
| 7008554, | Jul 13 2001 | Applied Materials, Inc. | Dual reduced agents for barrier removal in chemical mechanical polishing |
| 7037174, | Oct 03 2002 | Applied Materials, Inc | Methods for reducing delamination during chemical mechanical polishing |
| 7060606, | Jul 25 2001 | Applied Materials Inc. | Method and apparatus for chemical mechanical polishing of semiconductor substrates |
| 7091123, | Sep 04 2001 | Renesas Electronics Corporation | Method of forming metal wiring line including using a first insulating film as a stopper film |
| 7098134, | Dec 30 2003 | DONGBU ELECTRONICS CO , LTD | Method for fabricating semiconductor device |
| 7104869, | Jul 13 2001 | Applied Materials, Inc. | Barrier removal at low polish pressure |
| 7138717, | Dec 01 2004 | GLOBALFOUNDRIES U S INC | HDP-based ILD capping layer |
| 7244168, | Oct 03 2002 | Applied Materials, Inc. | Methods for reducing delamination during chemical mechanical polishing |
| 7256122, | Dec 30 2003 | DSS TECHNOLOGY MANAGEMENT, INC | Method of fabricating semiconductor device |
| 7297630, | Dec 31 2003 | DONGBU ELECTRONICS CO , LTD | Methods of fabricating via hole and trench |
| 7371679, | Dec 29 2004 | DONGBU ELECTRONICS CO , LTD | Semiconductor device with a metal line and method of forming the same |
| 7372158, | Dec 01 2004 | GLOBALFOUNDRIES U S INC | HDP-based ILD capping layer |
| 7390744, | Jan 29 2004 | Applied Materials, Inc | Method and composition for polishing a substrate |
| 7704878, | Oct 03 2005 | GLOBALFOUNDRIES U S INC | Contact spacer formation using atomic layer deposition |
| Patent | Priority | Assignee | Title |
| 5244534, | Jan 24 1992 | Round Rock Research, LLC | Two-step chemical mechanical polishing process for producing flush and protruding tungsten plugs |
| 5403779, | Feb 26 1992 | GLOBALFOUNDRIES Inc | Refractory metal capped low resistivity metal conductor lines and vias formed using PVD and CVD |
| 5573633, | Nov 14 1995 | International Business Machines Corporation | Method of chemically mechanically polishing an electronic component |
| 5614444, | Jun 06 1995 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Method of using additives with silica-based slurries to enhance selectivity in metal CMP |
| 5707492, | Dec 18 1995 | Motorola, Inc. | Metallized pad polishing process |
| 5726099, | Nov 07 1995 | International Business Machines Corporation | Method of chemically mechanically polishing an electronic component using a non-selective ammonium persulfate slurry |
| 5747382, | Sep 24 1996 | Taiwan Semiconductor Manufacturing Company, Ltd. | Two-step planarization process using chemical-mechanical polishing and reactive-ion-etching |
| 6043146, | Jul 27 1998 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Process for forming a semiconductor device |
| 6069068, | May 30 1997 | GLOBALFOUNDRIES Inc | Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Mar 21 1999 | JANG, SYUN-MING | Taiwan Semiconductor Manufacturing Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 009890 | /0818 | |
| Apr 12 1999 | Taiwan Semiconductor Manufacturing Company | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Sep 22 2004 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Oct 23 2008 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Sep 28 2012 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| May 22 2004 | 4 years fee payment window open |
| Nov 22 2004 | 6 months grace period start (w surcharge) |
| May 22 2005 | patent expiry (for year 4) |
| May 22 2007 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 22 2008 | 8 years fee payment window open |
| Nov 22 2008 | 6 months grace period start (w surcharge) |
| May 22 2009 | patent expiry (for year 8) |
| May 22 2011 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 22 2012 | 12 years fee payment window open |
| Nov 22 2012 | 6 months grace period start (w surcharge) |
| May 22 2013 | patent expiry (for year 12) |
| May 22 2015 | 2 years to revive unintentionally abandoned end. (for year 12) |