A method of manufacturing a high voltage device is described. A well region is formed within a substrate of a high voltage device region. A gate structure is made up of a gate oxide layer, a gate and an optional cap layer that are sequentially formed upon the well. Subsequently, using the gate structure as a mask, a large tilt angle light doping process is performed on the well of the high voltage device region of the well, thereby forming a lightly doped source and drain region. Thereupon, a optional thermal drive-in procedure is performed. Next, a spacer is formed on the side of the gate structure. Using the spacer and the gate structure as a mask, a heavy doping self-aligned ion implantation process is performed on the active region of the well, thereby forming a heavily doped source and drain region.
|
3. A method of manufacturing a high voltage device, comprising:
providing a substrate; forming a well region within the substrate; forming a gate structure on the well region; performing a large tilt angle ion implantation process, thereby forming a lightly doped region within the well region; performing a thermal drive-in procedure so that the implanted ions further laterally extend in the well region under the gate; forming a spacer on a sidewall of the gate structure; and using the gate structure and the spacer as a mask, performing a self-aligned ion implantation process on the well, thereby forming a heavily doped region, wherein the heavily doped region serves as a source/drain region.
1. A method of manufacturing a high voltage device, comprising:
providing a p-type substrate; forming an oxide layer on the p-type substrate; performing an ion implantation process through the oxide layer to form a p-well region within the p-type substrate; removing the oxide layer; forming a gate oxide layer over the p-well region; forming a gate on the gate oxide layer; forming an optional cap layer on the gate; covering a patterned implantation mask layer on the substrate, exposing a defined position of a high voltage device region; and performing a large tilt angle n- ion implantation process on the p-well region, thereby forming a lightly doped region within the p-well region; performing a thermal drive-in procedure so that the implanted ions further laterally extend in the p-well region under the gate, forming a spacer on a sidewall of the gate; and using the gate and the spacer as a mask, performing a self-aligned n+ ion implantation process on the p-well region, thereby forming a source/drain region.
2. The method of manufacturing a high voltage device as defined in
4. The method of manufacturing a high voltage device as defined in
5. The method of manufacturing a high voltage device as defined in
6. The method of manufacturing a high voltage device as defined in
7. The method of manufacturing a high voltage device as defined in
8. The method of manufacturing a high voltage device as defined in
|
This application claims the priority benefit of Taiwan application Ser. No. 89119794, filed Sep. 26, 2000.
1. Field of the Invention
The present invention relates to a method of manufacturing a semiconductor device. More particularly, the present invention relates to a method of manufacturing a high voltage device that raises the breakdown voltage.
2. Description of the Related Art
Recently, the goal in the development of the semiconductor industry is to increase the integration of the integrated circuit. However, when the device is gradually reduced in size, the breakdown voltage also decreases correspondingly. Therefore, in the design of a semiconductor high voltage device, raising of the breakdown voltage must be considered. Generally, the integrated circuit device includes some high voltage devices, such as an electrically programmable read-only memory (EPROM) or a flash memory.
In the semiconductor processing of the related art, in order to increase the breakdown voltage of the junction between a MOSFET (metal oxide semiconductor field effect transistor) and a well, usually a lightly doped offset region is added surrounding the source/drain region, in order to raise the junction breakdown voltage.
Referring to
Referring to
With regards to the high voltage metal oxide semiconductors (MOS) field effect transistors (FETs), if there are spaces between the lightly doped offset regions 112a, 112b and the gate 106, then the electric current does not flow easily, and causes an attack on the characteristics of the output current. Consequently, the procedure of forming the lightly doped regions 112a and 112b should prioritize the procedure of forming the spacer 114.
In the manufacturing of the semiconductor high voltage device in the related art, the offset length L is roughly in direct proportion to the breakdown voltage, and the longer the offset length L is, the higher the breakdown voltage is. However, increasing the length of the offset length L causes difficulties in reducing the device size.
The present invention provides a method of manufacturing a high voltage device, to be used to raise the breakdown voltage of the device, enabling the device to withstand high voltage operations, and to meet the requirements of reduced size and increased integration.
As embodied and broadly described herein, the invention provides a method of manufacturing a high voltage device that raises the breakdown voltage. First, a semiconductor substrate with a high voltage device region is provided, and an oxide layer is formed on the semiconductor substrate. Next, a well region is formed on the semiconductor substrate, and the oxide layer is removed. Subsequently, a gate oxide layer is formed on the well region. A gate and an optional cap layer are sequentially formed on the substrate. Hence, the gate oxide layer, the gate and the cap layer together make up the gate structure. Next, a light doping process is performed, wherein the light doping process uses the gate structure as a mask to perform an ion implantation process at a great tilt angle on the high voltage device region of the well region. Thus, a lightly doped region is formed and the lightly doped region extends out to the well region below the gate. After the ion implantation process, an optional process of dopant thermal drive-in is continued, thereby widening the area of the lightly doped region below the gate. Next, a spacer is formed on the sidewall of the gate structure. Subsequently, using the gate structure and the spacer as a mask, a heavy doping process is performed on the well, thereby forming a source/drain region.
According to one method of manufacturing a high voltage device provided in the present invention, the breakdown voltage of the device can be increased, enabling the device to withstand high voltage operations, and simultaneously meeting the requirements of reduced size and increased integration. Moreover, after performing an ion implantation at a large tilt angle, the channel length of the device is effectively reduced, and the device saturation current can be raised, thereby causing the device to operate quickly. There is no offset mask in the process flow of this present invention. Hereby, the cost of the process is reduced.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention, and, together with the description, serve to explain principles of the invention. In the drawings,
Referring to
Referring to
Referring to
Referring to
In the above-described preferred embodiment of the present invention, the ion implantation process is performed on the well at a large tilt angle. Thus, a lightly doped region is formed within the well region, surrounds the source/drain region, and also enables the lightly doped region to extend out to the well region below the gate structure. Through the formation of the lightly doped region, the voltage distribution is changed, and reduces the electric field gradient at the junction of the drain region and the well region. Consequently, the breakdown voltage of the device can be raised and enables the device to withstand high voltage operations. Also, since the offset mask layer is not needed to laterally move the source/drain region, the process is simplified, and can suit the trend of device size reduction. In addition, after performing ion implantation at a large tilt angle, the device can effectively reduce the length of the channel, and raises the saturation current of the device, thereby causing the device to operate quickly.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Huang, Chih-Jen, Chou, Jin-Tau, Lin, Chung-Chiang
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5218221, | Oct 20 1989 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method thereof |
5362982, | Apr 03 1992 | Matsushita Electric Industrial Co., Ltd. | Insulated gate FET with a particular LDD structure |
5409848, | Mar 31 1994 | Invensas Corporation | Angled lateral pocket implants on p-type semiconductor devices |
5466957, | Oct 31 1991 | Sharp Kabushiki Kaisha | Transistor having source-to-drain nonuniformly-doped channel and method for fabricating the same |
5606191, | Dec 16 1994 | Promos Technologies Inc | Semiconductor device with lightly doped drain regions |
5631485, | Feb 24 1995 | VLSI Technology, Inc. | ESD and hot carrier resistant integrated circuit structure |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 29 2000 | CHOU, JIN-TAU | United Microelectronics Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011227 | /0275 | |
Sep 29 2000 | LIN, CHUNG-CHIANG | United Microelectronics Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011227 | /0275 | |
Sep 29 2000 | HUANG, CHIH-JEN | United Microelectronics Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011227 | /0275 | |
Oct 06 2000 | United Microelectronics Corp. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 20 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 15 2010 | REM: Maintenance Fee Reminder Mailed. |
Aug 06 2010 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Aug 06 2005 | 4 years fee payment window open |
Feb 06 2006 | 6 months grace period start (w surcharge) |
Aug 06 2006 | patent expiry (for year 4) |
Aug 06 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 06 2009 | 8 years fee payment window open |
Feb 06 2010 | 6 months grace period start (w surcharge) |
Aug 06 2010 | patent expiry (for year 8) |
Aug 06 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 06 2013 | 12 years fee payment window open |
Feb 06 2014 | 6 months grace period start (w surcharge) |
Aug 06 2014 | patent expiry (for year 12) |
Aug 06 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |