In a computer system two integrated circuit devices are operatively mounted on the main system board using a pair of interstitial circuit boards sandwiched between the integrated circuit devices and the system board and having substantially smaller footprints than the system board. Each interstitial board has a series of terminating components, representatively resistors, interposed in its circuitry which interconnects the associated integrated circuit board with system board circuitry that, in turn, operatively couples the two integrated circuit boards. The incorporation of the terminating components in the interstitial boards instead of in the system board reduces the circuit complexity of the system board and the required number of layers therein, thereby reducing the cost of the system board and substantially simplifying its signal trace routing design.
|
1. An electronic apparatus, comprising:
a first circuit board comprising first electrical circuitry and first and second opposite sides; an integrated circuit device secured to said first circuit board and having second electrical circuitry; and a second circuit board disposed adjacent to said first circuit board and said integrated circuit device, said second circuit board comprising third electrical circuitry to electrically couple a plurality of integrated circuit device signals between said first and second electrical circuitry said third electrical circuitry comprising a plurality of termination components.
21. A computer system having a cpu, comprising:
a microprocessor; a data storage device operative to store data retrievable by said microprocessor; a first circuit board having first electrical circuitry and first and second opposite sides; an integrated circuit device carried by said first circuit board and having second electrical circuitry; and a second circuit board disposed adjacent to said first circuit board and said integrated circuit device, said second circuit board having third electrical circuitry comprising a series of termination components electrically coupled between said first and second electrical circuitry.
41. An electronic apparatus, comprising:
a first circuit board having a first plurality of signal traces; an integrated circuit device providing integrated circuit device signals, said integrated circuit device being supported by said first circuit board and having second electrical circuitry to conduct said integrated circuit device signals; and a second circuit board disposed adjacent to said first circuit boards said second circuit board having a series of termination components to reduce degradation of integrated circuit device signals, said termination components electrically coupling said first plurality of signal traces and said second electrical circuitry.
30. A computer system having a cpu, comprising:
a microprocessor; a data storage device operative to store data retrievable by said microprocessor; a first circuit board having a first series of electrically conductive traces; an integrated circuit device electrical circuitry; a second circuit board having a second series of electrically conductive traces in which termination components are operatively disposed, said second circuit board being disposed between said first circuit board and said integrated circuit device; first cooperating structures disposed on said integrated circuit board to electrically couple said integrated circuit device electrical circuitry to said second series of electrically conductive traces; and second cooperating structures disposed on said second circuit board and said first circuit board to electrically couple said first and second series of electrically conductive traces.
10. An electronic apparatus, comprising:
a first circuit board having a first series of electrically conductive traces; an integrated circuit device having electrical circuitry to electrically couple a plurality of signals to or from said integrated circuit device; a second circuit board having a second series of electrically conductive traces to which termination components are electrically coupled, said second circuit board being disposed between said first circuit board and said integrated circuit device; first cooperating structures disposed on said integrated circuit device and said second circuit board, said first cooperating structures being configured to electrically couple said integrated circuit device electrical circuitry to said second series of electrically conductive traces; and second cooperating structures disposed on said second circuit board and said first circuit board, said second cooperating structures being configured to electrically couple said first and second series of electrically conductive traces.
2. The electronic apparatus of
5. The electronic apparatus of
6. The electronic apparatus of
7. The electronic apparatus of
8. The electronic apparatus of
9. The electronic apparatus of
11. The electronic apparatus of
12. The electronic apparatus of
13. The electronic apparatus of
14. The electronic apparatus of
16. The electronic apparatus of
17. The electronic apparatus of
18. The electronic apparatus of
19. The electronic apparatus of
20. The electronic apparatus of
22. The computer system of
25. The computer system of
26. The computer system of
27. The computer system of
28. The computer system of
29. The computer system of
31. The computer system of
32. The computer system of
33. The computer system of
36. The computer system of
37. The computer system of
38. The computer system of
39. The computer system of
40. The computer system of
43. The electronic apparatus of
44. The electronic apparatus of
|
1. Field of the Invention
The present invention generally relates to electronic apparatus and, in a preferred embodiment thereof, more particularly relates to the mounting of integrated circuit devices on a circuit board such as the main system board of a computer.
2. Description of Related Art
In a computer system a variety of integrated circuit devices are typically mounted on the main system circuit board or "motherboard" of the computer. Integrated circuit devices include, among other types, ASIC's (application specific integrated circuits), processors, memory controllers, and I/O controllers. Using conventional design and assembly techniques, an integrated circuit device is typically mounted directly to a side of the system board using, for example, pins on the integrated circuit device that are received in conductively lined vias disposed in the system board and connected to electrically conductive signal traces branching out from the vias. The pins thus electrically couple the circuitry within the mounted integrated circuit device to these signal traces which, in turn, are extended to other system board components such as other integrated circuit devices. various alternate connection structures, such as ball grid array and pad systems and separate pin-and-socket connector structures have been alternatively utilized to mount integrated circuit devices on computer system boards or other types of circuit boards in other types of electronic apparatus.
In order to reduce undesirable degradation in the integrated circuit device signals being routed through the system board traces coupled to the integrated circuit device, termination components are interposed within the system board signal traces. Such termination components are commonly resistors, but may include other components such as, for example, capacitors, inductors, diodes, or various combinations of these types of termination components.
Modern high signal speed integrated circuit devices are being fabricated in increasingly smaller sizes, while at the same time being provided with increasing numbers of connector pins or other connection interface structures. For example, many modern high speed integrated circuit devices have 1000 or more connector pins or pads, thus requiring a corresponding number of system board signal traces. Because of this increased pin density within a reduced spatial footprint, coupled with the increased signal speed of the integrated circuit device, the system board signal traces must often be quite close together, with each trace requiring a termination component therein, the traces must often have equal lengths, and the trace lengths between the terminating components and their associated integrated circuit device connector pins must often be equal.
Taken together, these requirements for modern high speed/high pin count integrated circuit devices make the design of the system board quite difficult from a signal trace positioning and routing standpoint. As a practical matter, when these high speed/high pin count integrated circuit devices are to be mounted on a system board it is necessary to route a considerable number of the integrated circuit device signal traces through the interior of the system board to solve the unavoidable trace congestion problem adjacent the mounted integrated circuit device.
This necessitates a considerable thickening of the entire system board to solve a trace congestion problem which is localized at the integrated circuit board area of the system board--the thickening of the rest of the system board typically creating a substantial additional system board cost with no appreciable operational benefit.
It can thus be seen that there is a need for improved apparatus for mounting an integrated circuit board device to a computer main system board, or other type of circuit board, which addresses the above-mentioned circuit board signal trace routing problems. It is to this need that the present invention is directed.
In carrying out principles of the present invention, in accordance with a preferred embodiment thereof, electronic apparatus is provided that comprises a first circuit board, representatively a computer motherboard, having first electrical circuitry; an integrated circuit device having second electrical circuitry; and a second circuit board representatively sandwiched between the first circuit board and the integrated circuit device and having third electrical circuitry.
According to a key aspect of the invention, the third electrical circuitry has a series of termination components interposed therein and operatively couples the first and second electrical circuitry. The termination components function to reduce degradation in integrated circuit device signals and representatively include resistors, but could include other types of components such as, for example, capacitors, inductors or diodes.
Because the termination components are carried by the second circuit board instead of being interposed in the electrical circuitry of the first circuit board, the first circuit board does not have to be thickened over its entire area merely to accommodate termination devices in the vicinity of the integrated circuit device thereon, and the integrated circuit device circuit routing on the first circuit board is substantially simplified. Representatively, the second circuit board has a footprint area substantially smaller than that of the first circuit board, and the terminating components are embedded within the second circuit board. Alternatively, at least some of the termination components may be surface-mounted on the second circuit board.
Illustratively, the integrated circuit device and the interstitial second circuit board are coupled by interconnected first conductive ball and pad arrays on facing side surfaces thereof, and the first and second circuit boards are coupled by interconnected second conductive ball and pad arrays on facing side surfaces thereof. Alternatively, however, the operative coupling of these three components could be effected using other types of cooperating connection structures such as, for example, connector pins and associated conductively lined through-holes. The interstitial second circuit board illustratively has a plurality of body layers which may include power and ground planes.
This unique integrated circuit device-to-circuit board connection technique illustratively utilizing an interstitial circuit board is representatively incorporated in a CPU unit portion of computer system, with the first circuit board being the CPU unit motherboard and the CPU unit further including a microprocessor and a data storage device operative to store data retrievable by the microprocessor. However, principles of the present invention may also be used to advantage in conjunction with a wide variety of other types of circuit boards in other types of electronic apparatus.
Instead of being sandwiched between the first circuit board and the integrated circuit device, the second circuit board could be mounted on the same side of the first circuit board as the integrated circuit board but spaced apart therefrom, or mounted on the opposite side of the first circuit board.
Schematically depicted in
First and second integrated circuit devices 26 and 28 (see
Turning now to
The circuitry within each of the interstitial boards 30,32 includes a series of electrically conductive traces 44 each interconnecting one of the interstitial board's top side pads 36 with one of its bottom side solder balls 38. Thus, electrical signals sent, for example, from the circuitry in the integrated circuit device 26 to the circuitry in the integrated circuit device 28 are sequentially transmitted through (1) the internal traces 44 in the interstitial board 30, (2) the system board traces 34, and (3) internal traces 44 in the interstitial board 32. Signals sent from the integrated circuit device 28 to the integrated circuit device 26, of course, follow a reversed path through the traces 44 and 34.
According to a key aspect of the present invention, terminating components 46, which function to reduce degradation of the integrated circuit device signals, are embedded within the interstitial circuit boards 30,32 and interposed in their internal traces 44 as schematically indicated in FIG. 3. These embedded terminating components 46 are representatively resistors, but could also include other types or combinations of components such as, for example, capacitors, inductors or diodes. As previously mentioned, each Of the interstitial circuit boards 30 and 32 has a plurality of layers L1-LN. Some of these layers may be power and ground planes to provide low dynamic impedance return paths for termination circuits.
Because the terminating components 46 are disposed within the interstitial boards 30 and 32, instead of being placed on or in the main system board 20 as is conventionally done, the integrated circuit device signal trace routing on the system board is greatly simplified, and the system board 20 does not have to be substantially thickened over its entire area merely to accommodate the terminating components 46 in the region of the integrated circuit devices 26 and 28. By placing the terminating components 46 in the interstitial boards 30 and 32, the combined horizontal footprints of which are substantially smaller than that of the main system board 20, the overall cost of the system board 20 is materially reduced.
In assembling the various components on the system board 20, the integrated circuit devices 26 and 28 and their associated interstitial boards 30 and 32 may first be conveniently formed as modules or subassemblies 26,30 and 28,32 which are subsequently attached to the system board 20 as schematically illustrated in FIG. 3.
While the interstitial circuit boards 30 and 32 have been representatively illustrated and described herein as being used to mount the integrated circuit devices 26 and 28 on the main system board 20 of a computer system 10, it will be readily appreciated by those of ordinary skill in this particular art that principles of the present invention may also be utilized to advantage to operatively mount one or more integrated circuit devices on other types of circuit boards in other types of electronic apparatus, and is not limited to computer system motherboard applications.
As schematically depicted in
While the terminating component-carrying circuit boards 30 and 32 have been representatively illustrated and described herein as being respectively sandwiched between the integrated circuit devices 26,28 and the top side 20a of the system board 20, it will be appreciated by those of skill in this particular art that the circuit boards 30 and 32 could, for example, be alternatively placed on the top side of the system board 20 in horizontally offset relationships with the integrated circuit devices 26 and 28, or positioned on the bottom side of the system board, if desired.
The foregoing detailed description is to be clearly understood as being given by way of illustration and example only, the spirit and scope of the present invention being limited solely by the appended claims.
Olarig, Sompong P., Stoddard, Donald J., Miller, Joseph P.
Patent | Priority | Assignee | Title |
10477684, | Sep 25 2015 | Intel Corporation | Apparatus, system, and method including a bridge device for interfacing a package device with a substrate |
11064603, | May 21 2018 | Samsung Electronics Co., Ltd. | Electronic apparatus having package base substrate |
11662784, | Dec 14 2018 | Dell Products L.P. | Information handling system high density motherboard |
6593327, | Mar 15 1999 | Celera Corporation | Compounds and compositions as protease inhibitors |
6842347, | Apr 19 2001 | VIA Technologies, Inc. | Data processing system and associated control chip and printed circuit board |
7305509, | Mar 07 2003 | Dell Products L.P. | Method and apparatus for zero stub serial termination capacitor of resistor mounting option in an information handling system |
7342768, | Feb 17 2004 | EATON INTELLIGENT POWER LIMITED | Active balancing modular circuits |
7388158, | Sep 17 2004 | Terdyne, Inc. | Concentric spacer for reducing capacitive coupling in multilayer substrate assemblies |
7727004, | Jun 30 2006 | Seagate Technology LLC | Testing a high speed serial bus within a printed circuit board |
7889512, | Oct 11 2002 | Advanced Micro Devices, Inc. | Mid-bus connection to traces on a printed circuit board |
7952888, | May 09 2006 | Canon Kabushiki Kaisha | Wiring module |
8688933, | Aug 31 2006 | Hewlett Packard Enterprise Development LP | Firmware component modification |
9173285, | May 30 2012 | ALPS ALPINE CO , LTD | Mounting structure for electronic component, input device, and method of manufacturing mounting structure |
9445492, | Apr 07 2008 | MEDIATEK INC. | Printed circuit board |
9681554, | Apr 07 2008 | MEDIATEK INC. | Printed circuit board |
9716059, | Sep 02 2014 | IBIDEN CO , LTD | Package substrate and method for manufacturing package substrate |
Patent | Priority | Assignee | Title |
4800459, | Nov 12 1986 | Murata Manufacturing Co., Ltd. | Circuit substrate having ceramic multilayer structure containing chip-like electronic components |
5028986, | Dec 28 1987 | Hitachi, Ltd.; HitachiTobu Semiconductor, Ltd. | Semiconductor device and semiconductor module with a plurality of stacked semiconductor devices |
5036431, | Mar 03 1988 | Ibiden Co., Ltd. | Package for surface mounted components |
5239448, | Oct 28 1991 | International Business Machines Corporation | Formulation of multichip modules |
5243497, | Sep 29 1992 | Texas Instruments | Chip on board assembly |
5477933, | Oct 24 1994 | AT&T IPM Corp | Electronic device interconnection techniques |
5481436, | Dec 30 1992 | INTERCONNECT SYSTEMS INCORPORATED | Multi-level assemblies and methods for interconnecting integrated circuits |
5544017, | Aug 05 1992 | Fujitsu Limited | Multichip module substrate |
5701233, | Jan 23 1995 | APROLASE DEVELOPMENT CO , LLC | Stackable modules and multimodular assemblies |
5710693, | Nov 13 1992 | Seiko Epson Corporation | Electronic device having a flat, card-like casing enclosing components for a complete computer system including a sub-printed wiring board attached to an inner surface of the casing and electrically connected to a printed wiring board by a flexible member |
5754405, | Nov 20 1995 | Mitsubishi Electric Corporation | Stacked dual in-line package assembly |
5783870, | Mar 16 1995 | National Semiconductor Corporation | Method for connecting packages of a stacked ball grid array structure |
5838551, | Aug 01 1996 | RPX CLEARINGHOUSE LLC | Electronic package carrying an electronic component and assembly of mother board and electronic package |
5907903, | May 24 1996 | International Business Machines Corporation | Multi-layer-multi-chip pyramid and circuit board structure and method of forming same |
JP3280487, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 09 1998 | STODDARD, DONALD J | Compaq Computer Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 009473 | /0337 | |
Sep 10 1998 | MILLER, JOSEPH P | Compaq Computer Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 009473 | /0337 | |
Sep 11 1998 | OLARIG, SOMPONG P | Compaq Computer Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 009473 | /0337 | |
Sep 21 1998 | Compaq Computer Corporation | (assignment on the face of the patent) | / | |||
Jun 20 2001 | Compaq Computer Corporation | COMPAQ INFORMATION TECHNOLOGIES GROUP, L P | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012470 | /0973 | |
Oct 01 2002 | Compaq Information Technologies Group, LP | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 015000 | /0305 |
Date | Maintenance Fee Events |
Mar 14 2003 | ASPN: Payor Number Assigned. |
Mar 24 2006 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 24 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
May 02 2014 | REM: Maintenance Fee Reminder Mailed. |
Sep 24 2014 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Sep 24 2005 | 4 years fee payment window open |
Mar 24 2006 | 6 months grace period start (w surcharge) |
Sep 24 2006 | patent expiry (for year 4) |
Sep 24 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 24 2009 | 8 years fee payment window open |
Mar 24 2010 | 6 months grace period start (w surcharge) |
Sep 24 2010 | patent expiry (for year 8) |
Sep 24 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 24 2013 | 12 years fee payment window open |
Mar 24 2014 | 6 months grace period start (w surcharge) |
Sep 24 2014 | patent expiry (for year 12) |
Sep 24 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |