An Electrically Erasable Programmable Read Only Memory (EEPROM) cell uses a single standard NMOS (or PMOS) transistor with its gate connected to a metal-Insulator-metal, or Poly-Insulator-Poly capacitor such that a floating gate is formed. The floating gate is programmed and erased via Fowler-Nordheim tunneling.
|
11. An electrically erasable, programmable read-only memory cell, comprising:
a first insulated gate metal-oxide semiconductor having a source region and a drain region in a substrate, and further having an insulated gate deposited in a first oxide layer above the substrate; first and second conductive plates located above the insulated gate, wherein the first and second conductive plates form a capacitor having a capacitance substantially greater than an inherent capacitance between the insulated gate and the substrate so as to define a capacitance ratio, and wherein each capacitor plate has multiple electrically interconnected fingers, and the fingers of each plate are relatively interposed with one another in a spaced apart relationship with insulating layers therebetween; commutating means for electrically commutating the first conductive plate with the insulated gate so as to form a floating gate; and, electrical contact means for charging the capacitor.
1. An electrically erasable, programmable read-only memory cell, comprising:
a first insulated gate metal-oxide semiconductor having a source region and a drain region in a substrate, and further having an insulated gate deposited in a first oxide layer above the substrate; a first conductive plate located above the insulated gate, the first conductive plate being electrically isolated in its own oxide layer; a second conductive plate located above the first conductive plate and being electrically isolated therefrom and from the insulated gate in its own oxide layer such that the first and second conductive plates form a capacitor having a capacitance substantially greater than an inherent capacitance between the insulated gate and the substrate so as to define a capacitance ratio; commutating means for electrically commutating the first conductive plate with the insulated gate so as to form a floating gate; and, electrical contact means for charging the capacitor.
2. The electrically erasable, programmable read-only memory cell of
3. The electrically erasable, programmable read-only memory cell of
4. The electrically erasable, programmable read-only memory cell of
5. The electrically erasable, programmable read-only memory cell of
6. The electrically erasable, programmable read-only memory cell of
7. The electrically erasable, programmable read-only memory cell of
8. The electrically erasable, programmable read-only memory cell of
9. The electrically erasable, programmable read-only memory cell of
10. The electrically erasable, programmable read-only memory cell of
12. The electrically erasable, programmable read-only memory cell of
13. The electrically erasable, programmable read-only memory cell of
14. The electrically erasable, programmable read-only memory cell of
15. The electrically erasable, programmable read-only memory cell of
16. The electrically erasable, programmable read-only memory cell of
17. The electrically erasable, programmable read-only memory cell of
18. The electrically erasable, programmable read-only memory cell of
19. The electrically erasable, programmable read-only memory cell of
|
This invention relates to nonvolatile memory in integrated circuits. More specifically, the invention relates to Electrically Erasable Programmable Read Only Memory (EEPROM) semiconductor architectures.
Nonvolatile memory has the advantage of being able to store data in the absence of a power supply. This property is useful for applications such as the storage of inputs used for control functions or program settings. Nonvolatile memory cells are of two general forms: electrically programmable read-only memory (EPROM) and electrically erasable and programmable read-only memory (EEPROM). Typically, these devices use two transistors to form an electrically isolated floating gate element which can store electrons in varying amounts. Conventional EEPROM architectures are shown in U.S. Pat. No. 5,465,231 to Ohsaki, "EEPROM and Logic LSI Chip Including Such EEPROM" issued Nov. 7, 1995; and U.S. Pat. No. 6,100,560 to Lovett, "Nonvolatile Cell" issued Aug. 8, 2000, the disclosures of which are incorporated herein by reference.
The EEPROM cells described in the above-referenced patents consist of a memory transistor having a floating gate that is capacitively coupled to a select gate. A thin oxide layer is typically used to insulate the floating gate from the drain of the memory transistor. The floating gate stores electrical charge in response to a voltage applied across the source and drain of the memory transistor and a second voltage applied across the source and drain of a second transistor. The floating gate can then be thought of as having two states: a "programmed" state (charged above a set level) and "unprogrammed" state (charged below the set level). Thus the floating gate functions can store binary information when floating gate charge is applied in the above manner as the charged state can represent a first binary state and the uncharged may be used to represent a second binary state.
The typical EEPROM is generally programmed and erased by charging or discharging the floating gate by applying appropriate voltages to the control gates and the substrate. The process is accomplished by using electron tunneling from an auxiliary conductor by use of the Fowler-Nordheim electron-tunneling mechanism (FN tunneling). FN tunneling is the quantum mechanical effect that allows electrons to pass through an energy barrier at the poly/oxide barrier. To allow for FN tunneling, the oxide layer in the first transistor is typically of a thickness of 100 Angstroms or less.
The programming function is performed by charging the floating gate with electrons. A relatively high electric potential is applied to the control gate of the selected memory cell transistor. This is sensed by the data read lines as a logical one or zero. The floating gate is then charged according to the FN tunneling effect. The accumulation of electrons at the floating gate increases the threshold voltage of the memory cell transistor. The EEPROM memory cell is erased by discharging the floating gate. A relatively high electrical potential with respect to the control gate is applied to the substrate and the floating gate discharges via FN tunneling. Data can thus be written into a selected memory cell transistor by performing either a program operation or an erase operation.
A disadvantage with current EEPROM technology is that it is generally not compatible with the standard complementary metal oxide semiconductor (CMOS) process. The typical EEPROM memory cell is shown in FIG. 1 and is generally indicated at reference numeral 10. The cell 10 consists of a stacked gate structure in which a floating gate (F.G.) 11 and a control gate (C.G.) 12 are stacked upon a singe transistor 13 by depositing a gate oxide layer 14 and the polycrystalline silicon (i.e., "polysilicon" or simply "poly") layer 11, followed by a second thin oxide 15 and poly layer 12, as in FIG. #1. Poly 1 is typically referred to as the floating gate 11, and poly 2 as the control gate 12. A metalization layer 17 penetrates the oxide layer 15 and controls the control gate 12. This prior art cell is suitable for high density memory applications, but is not generally compatible with standard CMOS technology. The standard CMOS process entails a one-layer polysilicon deposition step while the typical EEPROM cell requires two polysilicon deposition steps to form the floating gate 11 and control gate 12 as well as a step for the deposition of a thin oxide layer 14 between the two polysilicon layers 11, 12. These additional process steps are not appropriate for non-memory applications, and add to the expense in production of the cells. An example of a non-memory application is an analog circuit requiring only a small number of bits for trimming or device configuration. U.S. Pat. No. 5,930,613 to Schlais et al. describes an EPROM cell having a large lateral capacitor manufactured in accordance with standard CMOS processes. However, the architecture shown therein is not applicable to an EEPROM cell. Thus there is a need for an EEPROM functionally equivalent to the conventional stacked gate type EEPROM that can be formed through the standard CMOS process.
The object of this invention is to address the drawbacks of the current art and provide a nonvolatile memory cell that is produced with fewer process steps and thus more economically. Further object and advantages of the invention will become apparent from a consideration of the drawings and ensuing descriptions.
The present invention is an EEPROM cell having a unique configuration. The cell is comprised of a standard NMOS or PMOS type transistor connected to a Metal-Insulator-Metal (MIM), or Poly-Insulator-Poly (PIP) capacitor. The two devices form a floating gate between the gate of the first transistor and one terminal of the MIM or PIP capacitor. The floating gate stores electrical charge via Fowler-Nordheim tunneling (FN tunneling) in response to a voltage applied to the second terminal of the capacitor. The floating gate functions as a memory cell when floating gate charge is applied in the above manner. The capacitor may be deposited in a single layer of oxide by interlacing anode/cathode fingers of the capacitor in a horizontal plane with the oxide forming the dielectric between the fingers. Alternately, the capacitor may be formed by interconnecting the multiple fingers in multiple vertical layers.
FIG. 1--Stacked Gate EEPROM Structure (prior art)
FIG. 2--Schematic Equivalent EEPROM Cell (prior art)
FIG. 3--Inventive EEPROM Structure
FIG. 4--Alternate Metal Capacitor Structure (top plan view)
FIG. 5--General Memory Topology
FIG. 6--FN Write of EEPROM Cell
FIG. 7--CHE Write of EEPROM Cell
FIG. 8--Read of EEPROM Cell
FIG. 10--Oscilloscope Sweep of Unprogrammed Cell
FIG. 11--Oscilloscope Sweep of Programmed Cell
FIG. 12--Oscilloscope Sweep of Erase/Reprogrammed Cell
FIG. 13--MOS Varactor Structure
The present invention is an EEPROM cell, generally indicated at reference numeral 20, having a unique configuration, generally indicated in FIG. 3. It has been discovered that an EEPROM functionally equivalent to the conventional stacked gate type EEPROM shown in
The above described morphology forms a floating gate between the gate 28 of the first transistor 22 and the lower plate 38 of the capacitor 34. The floating gate stores electrical charge via FN tunneling in response to a voltage applied to the upper plate 36 of the capacitor 34 by way of metal track 54. The floating gate functions as a memory cell when floating gate charge is applied in the above manner.
The cell 20 is functionally equivalent to the stacked cell structure shown in
In the invention shown in
In alternate embodiments, the metal capacitor 34 can be formed by using interlaced metal fingers 60, 62 on the same layer as shown in
The MIM capacitor 34 and gate 28 to substrate 50 capacitances form a capacitive divider, which transfers control gate voltage to the floating gate voltage at the ratio of the two capacitors in a manner well known to those of ordinary skill in the art. If the ratio of control gate to floating gate capacitances is high (e.g., greater than two, preferably at least ten), lower input voltage and FN programming is possible.
As is well known by those of ordinary skill in the art, cell area is determined by the desired MIM/gate capacitance ratio and unit capacitance of the MIM. In either case, the MIM capacitor 34 may be placed over the storage transistor 22, with the gate 28 contacting the lower plate 38 of the MIM capacitor 34. By placing the capacitor 34 over the transistor 22, cell size is reduced.
In another alternate embodiment of the cell, the MIM capacitor can be replaced by a polycrystalline silicon-oxide insulator--polycrystalline silicon (PIP) capacitor. In this case the PIP can be constructed with the same variations as the MIM, that is, as two poly depositions separated by an oxide or by interlaced poly fingers as shown in
The general topology of the cell 20 for use in a memory application is organizing the control gate 12 as the word line and the drain 26 as the bit line, as shown in FIG. 5.
Erasing the cell involves removing the negative charge that has been accumulated on the floating gate 28.
In the case where Vp exceeds the drain to bulk breakdown voltage, the gate and drain voltage may be lowered together such that the Vp is less than the drain/bulk breakdown. This condition usually results in a negative gate voltage. The cell is inherently able to go to negative voltages since there are no junctions on this terminal.
Another alternative is the use of an accumulated MOS varactor in place of the PIP or MIM. A cross section of the varactor device 63 is shown in FIG. 13. In this case, the gate poly 28 of the transistor 22 is connected to the gate poly of the varactor, as shown in
An advantage of the present invention is that it is compatible with the standard CMOS process. The standard CMOS process entails a one-layer polysilicon deposition step while the typical EEPROM cell requires two polysilicon deposition steps to form the floating gate and control gate as well as a step for the deposition of a thin oxide layer between the two polysilicon layers. These additional process steps are not appropriate for non-memory applications, and add to the expense in production of the cells. In the present invention, the MIM capacitor is not required to be imbedded. Thus the invention fills a need for an EEPROM functionally equivalent to the conventional stacked gate type EEPROM that can be formed through the standard CMOS process. The memory cells of the present invention can be produced more economically than in standard EEPROM process.
Another advantage of the invention is that in the embodiment of the present invention where the MIM is formed by two metal layers separated by a thin oxide or by interlaced metal fingers with multiple metal layers, a more dense cell can be formed. This is the case because for a given capacitance multiple metal layers require less space. Cell area is determined by the desired MIM/gate capacitance ratio and unit capacitance of the MIM. In either case, the MIM may be placed over the storage transistor, with the gate contacting the lower plate of the MIM. By placing the capacitor over the transistor, cell size is reduced. This is desirable where a denser cell is required. In another alternate embodiment of the cell, the MIM capacitor can be replaced by a PIP. In this case the PIP can be constructed with the same variations as the MIM, that is, as two poly depositions separated by an oxide or by interlaced poly fingers as shown in
A further advantage is that control gate voltage may be minimized through a high control gate capacitance to floating gate capacitance ratio. The MIM and gate capacitances form a capacitive divider, which transfers control gate voltage to the floating gate voltage at the ratio of the two capacitors. If the ratio of control gate to floating gate capacitances is high, lower input voltage and FN programming is possible.
While the invention has been described in conjunction with specific embodiments, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended to embrace all such alternatives, modifications and variation as fall within the spirit and scope of the appended claims and their equivalents.
Those of ordinary skill in the art will conceive of other alternate embodiments of the invention upon reviewing this disclosure. Thus, the invention is not to be limited to the above description, but is to be determined in scope by the claims which follow.
Patent | Priority | Assignee | Title |
11610999, | Jun 10 2020 | GLOBALFOUNDRIES DRESDEN MODULE ONE LIMITED LIABILITY COMPANY & CO KG, | Floating-gate devices in high voltage applications |
6806529, | Jan 30 2003 | National Semiconductor Corporation | Memory cell with a capacitive structure as a control gate and method of forming the memory cell |
6818936, | Nov 05 2002 | Taiwan Semiconductor Manufacturing Company | Scaled EEPROM cell by metal-insulator-metal (MIM) coupling |
7157784, | Jan 31 2005 | Texas Instruments Incorporated | Drain extended MOS transistors with multiple capacitors and methods of fabrication |
7166903, | Jan 31 2005 | Texas Instruments Incorporated | Drain extended MOS transistors with multiple capacitors and methods of fabrication |
7186625, | May 27 2004 | International Business Machines Corporation | High density MIMCAP with a unit repeatable structure |
7345915, | Oct 31 2005 | Hewlett-Packard Development Company, L.P.; HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Modified-layer EPROM cell |
7365387, | Feb 23 2006 | Hewlett-Packard Development Company, L.P.; HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Gate-coupled EPROM cell for printhead |
7440311, | Sep 28 2006 | Siemens Industry Software Inc | Single-poly non-volatile memory cell |
7750387, | Dec 27 2007 | DSS TECHNOLOGY MANAGEMENT, INC | Semiconductor device and method of fabricating the same |
8243510, | Aug 30 2006 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Non-volatile memory cell with metal capacitor |
8247861, | Jul 18 2007 | Infineon Technologies AG | Semiconductor device and method of making same |
8273616, | Feb 19 2010 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gated-varactors |
8609479, | Feb 19 2010 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gated-varactors |
8749022, | Aug 19 2010 | Samsung Electronics Co., Ltd. | Capacitor device and method of fabricating the same |
8940603, | Jul 18 2007 | Infineon Technologies AG | Method of making semiconductor device |
8988103, | Sep 15 2010 | Jonker LLC | Capacitively coupled logic gate |
9437602, | Dec 02 2011 | BOARD OF TRUSTEES OF MICHIGAN STATE UNIVERSITY | Temperature compensation method for high-density floating-gate memory |
9472565, | Feb 11 2014 | SK Hynix Inc. | Non-volatile memory device |
9590059, | Dec 24 2014 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interdigitated capacitor to integrate with flash memory |
9696348, | Jan 08 2014 | EATON INTELLIGENT POWER LIMITED | Multiple layer capacitor divider voltage sensors suitable for circuit breakers and related circuit breakers |
9953991, | Mar 14 2014 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | EPROM cell with modified floating gate |
Patent | Priority | Assignee | Title |
5166904, | Jul 10 1979 | HAZANI, EMANUEL | EEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared between several cells |
5465231, | May 07 1993 | International Business Machines Corporation | EEPROM and logic LSI chip including such EEPROM |
5504706, | Oct 12 1993 | TEXAS INSTRUMENTS INCORPORATED P O BOX 655474 - M S 219 | Low voltage Fowler-Nordheim flash EEPROM memory array utilizing single level poly cells |
5930613, | Nov 03 1997 | HANGER SOLUTIONS, LLC | Method of making EPROM in high density CMOS having metallization capacitor |
6100560, | Mar 26 1999 | MONTEREY RESEARCH, LLC | Nonvolatile cell |
6191980, | May 31 2000 | BROADCOM INTERNATIONAL PTE LTD | Single-poly non-volatile memory cell having low-capacitance erase gate |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 31 2001 | Jet City Electronics, Inc. | (assignment on the face of the patent) | / | |||
Feb 28 2002 | BYRD, DAVID | JET CITY ELECTRONICS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012766 | /0139 | |
Feb 28 2002 | LUICH, THOMAS M | JET CITY ELECTRONICS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012766 | /0139 | |
Jun 27 2013 | FOX ENTERPRISES, INC | Integrated Device Technology, inc | NUNC PRO TUNC ASSIGNMENT SEE DOCUMENT FOR DETAILS | 030698 | /0037 | |
Jul 15 2013 | JET CITY, INC | FOX ENTERPRISES, INC | NUNC PRO TUNC ASSIGNMENT SEE DOCUMENT FOR DETAILS | 030828 | /0371 | |
Mar 28 2017 | JET CITY ELECTRONICS, INC | FOX ENTERPRISES, INC | NUNC PRO TUNC ASSIGNMENT SEE DOCUMENT FOR DETAILS | 041782 | /0603 | |
Apr 04 2017 | Chipx, Incorporated | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY AGREEMENT | 042166 | /0431 | |
Apr 04 2017 | Integrated Device Technology, inc | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY AGREEMENT | 042166 | /0431 | |
Apr 04 2017 | GIGPEAK, INC | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY AGREEMENT | 042166 | /0431 | |
Apr 04 2017 | MAGNUM SEMICONDUCTOR, INC | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY AGREEMENT | 042166 | /0431 | |
Apr 04 2017 | Endwave Corporation | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY AGREEMENT | 042166 | /0431 | |
Mar 29 2019 | JPMORGAN CHASE BANK, N A | Integrated Device Technology, inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 048746 | /0001 | |
Mar 29 2019 | JPMORGAN CHASE BANK, N A | GIGPEAK, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 048746 | /0001 | |
Mar 29 2019 | JPMORGAN CHASE BANK, N A | Chipx, Incorporated | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 048746 | /0001 | |
Mar 29 2019 | JPMORGAN CHASE BANK, N A | Endwave Corporation | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 048746 | /0001 | |
Mar 29 2019 | JPMORGAN CHASE BANK, N A | MAGNUM SEMICONDUCTOR, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 048746 | /0001 |
Date | Maintenance Fee Events |
Jul 27 2006 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Mar 12 2010 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Jul 18 2014 | STOL: Pat Hldr no Longer Claims Small Ent Stat |
Aug 06 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 04 2006 | 4 years fee payment window open |
Sep 04 2006 | 6 months grace period start (w surcharge) |
Mar 04 2007 | patent expiry (for year 4) |
Mar 04 2009 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 04 2010 | 8 years fee payment window open |
Sep 04 2010 | 6 months grace period start (w surcharge) |
Mar 04 2011 | patent expiry (for year 8) |
Mar 04 2013 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 04 2014 | 12 years fee payment window open |
Sep 04 2014 | 6 months grace period start (w surcharge) |
Mar 04 2015 | patent expiry (for year 12) |
Mar 04 2017 | 2 years to revive unintentionally abandoned end. (for year 12) |