semiconductor components in a wafer assembly, in which the components are connected to a frame by means of in each case one holder and are formed from the same silicon wafer. The holder connects the respective component to the frame on one side and has a desired breaking point. The desired breaking point is designed as a V-shaped groove, the surfaces of which form crystal planes. According to the method, the patterning for production of the holder takes place on the wafer back surface, with subsequent wet chemical anisotropic etching of the V-groove. In this way, the holder is produced independently of the processing of the wafer front surface, and when the semiconductor component is removed a defined broken edge is formed without there being any risk of the semiconductor component being damaged.
|
1. A method for providing semiconductor components on a silicon wafer comprising the following steps:
providing a silicon wafer having a front and back surface; photolithographic patterning of the back surface of the silicon wafer with semiconductor components, wherein each of the semiconductor components are connected to a frame by holder means provided at one side of said semiconductor components, wherein said semiconductor components and said holder means are formed of the same material and said frame forms a unit to which all semiconductor components are connected by said holder; producing of a desired breaking point between the frame and each of said semiconductor components on said holder by an etching operation and stopping the etching operation before cutting through the silicon wafer to thereby define a breaking point; and thereafter, opening an area around said semiconductor components through said silicon wafer and the frame by photolithographic patterning of one of the silicon wafer front surface and back surface with subsequent chemical etching.
3. The method as claimed in
4. The method as claimed in
5. The method as claimed in
6. The method as claimed in
7. The method as claimed in
|
Semiconductor components in a wafer assembly, in which the components are connected to a frame by means of in each case one holder and are formed from the same silicon wafer. The invention also relates to a method for fabricating semiconductor components in a wafer assembly of this type.
During fabrication of semiconductor components from a silicon wafer ((100) silicon wafer), the individual components, together with a frame and a holder which connects the component to the frame, are produced from a single silicon wafer. The holder comprises a bar which extends transversely across the component and is fixed to the frame on both sides. These bars, the only purpose of which is to fix the components to the frame, are fabricated by photolithographic patterning of the wafer front surface with subsequent dry or wet chemical etching processes for shaping. The opening up of the components and of the frame, i.e. the separation of the components from the frame, is effected by photolithographic patterning of the wafer front surface and/or the wafer back surface with subsequent dry or wet chemical etching processes for shaping. The component itself is then broken out of the frame by applying pressure to the component until the bar breaks. Alternatively, the bar may also be broken by the application of a torsional load by rotating the component out of the wafer plane.
In this method of fabricating the semiconductor component, the bars are fabricated from the wafer front surface, so that all the fabrication and machining processes carried out on the semiconductor component have to be adapted to the fabrication process used for the bars. Consequently, there is a considerable interdependency between fabrication of the bars and processing of the semiconductor component. There are generally no crystallographically preferred breaking edges, since these require additional process steps. Therefore, during the breaking-out operation, there are no reproducible broken edges formed on the bars, or the bars may splinter when the semiconductor component is broken out, and these splinters may cause damage to the semiconductor component. A further drawback is that the thickness of the bars usually has to be defined by time-controlled etching during the opening up of the semiconductor components.
The present invention is therefore based on the object of proposing a possible way of eliminating the above-mentioned drawbacks.
According to the invention, this object is achieved by the semiconductor components in a wafer assembly in which the components are connected to a frame by means of in each case one holder and are formed from the same silicon wafer, wherein the holder on one side connects the respective component to the frame and has a desired breaking point and by a method for fabricating semiconductor components having semiconductor components which are connected to a frame by holder means and are formed from the same silicon wafer, comprising the following steps: photolithographic patterning of the wafer back surface with a holder on one side, wherein the holder connects the semiconductor component to the frame; producing a desired breaking point on the holder by means of an etching operation between the frame and the semiconductor component; and opening up the semiconductor component and the frame by photolithographic patterning of the wafer front surface or back surface with subsequent chemical etching for shaping.
Accordingly, the semiconductor components in a wafer assembly have a holder which connects the respective component to the frame on one side and has a desired breaking point. In principle, this desired breaking point may be designed in various ways in the form of a thinning of the material in the region of the holder. The desired breaking point is advantageously formed by a groove between the frame and the component, which is preferably of V-shaped design. According to a preferred embodiment, the surfaces of the V-groove form (111) crystal planes. According to the method, a single-sided holder is produced, which holder in each case connects the component to the frame, by photolithographic patterning of the wafer back surface with subsequent etching of a groove in a region in which the frame has a thickened portion. The opening up of the component and of the frame is effected by photolithographic patterning of the wafer front surface and/or back surface with subsequent dry or wet chemical etching processes for shaping. If the process sequence is selected in a suitable way, the opening-up operation may take place at the same time as the fabrication of the holder.
The production of the desired breaking point may in principle be effected by means of a known etching operation, in which, according to a preferred configuration of the method, the V-groove is produced by wet chemical anisotropic etching.
The last of the three method steps mentioned above in connection with the opening up corresponds to the measures which are also employed in the prior art and is generally known. However, the lithographic patterning of the single-sided holder takes place on the wafer back surface. Therefore, the fabrication of the holder is completely independent of the processing of the wafer front surface. The cut edge of the converging crystallographic (111) planes of the V-groove according to a preferred configuration defines a desired breaking edge. The application of pressure to a component leads to the component tilting and therefore to the semiconductor component breaking out of the frame along the desired breaking edge. The result is the formation of a defined broken edge. Splintering of the silicon crystal is considerably reduced if not completely prevented. The risk of the component being damaged when it is being broken out is therefore likewise considerably reduced.
When the two surfaces of the V-groove converge, the depth etching stops on account of the crystallographic properties of the silicon. Consequently, very simple, time independent control of the thickness of the desired breaking point can be achieved during production.
In principle, it is also conceivable for the holder described above to be provided on a plurality of sides, for example on both sides of the semiconductor component in accordance with the prior art, but in this case the above-described advantages relating to the breaking out of the semiconductor component no longer apply in the manner which has been described above, and consequently the semiconductor component may once again be damaged.
The method provides an inexpensive way, which entails reduced scrap, of fabricating semiconductor components in a wafer assembly.
The invention is explained in more detail below with reference to an exemplary embodiment and in conjunction with the accompanying drawings, in which:
Then, as illustrated in
Then, the photoresist 13 is removed again from both sides of the silicon wafer 11. This may, for example, take place in a solvent, such as acetone. To completely remove residues of resist, it is then possible for cleaning to take place in a heated mixture of sulfuric acid and hydrogen peroxide. A subsequent anisotropic silicon etching step, which may, for example, take place in dilute, heated potassium hydroxide solution, causes a V-groove 6 to be etched into the silicon wafer 11. The boundary surfaces of this V-groove 6 form (111) crystal planes of the silicon. The depth etching stops automatically when the two (111) crystal planes meet. This is illustrated in FIG. 3D.
Finally, the etching masks 12 on the front and back surfaces of the silicon wafer 11 are removed again. If these masking layers consist of silicon oxide or silicon nitride, this can once again take place by etching in dilute hydrofluoric acid. If a silicon etching step of sufficient length is carried out, contact between component 2 and frame 1 remains only in the region of the thickened portion 5 of the frame 1 which has been produced. Otherwise, the component 2 is completely separate from the frame 1 (cf. FIG. 2).
It is to be understood that the invention is not limited to the illustrations described and shown herein, which are deemed to be merely illustrative of the best modes of carrying out the invention, and which are susceptible of modification of form, size, arrangement of parts and details of operation. The invention rather is intended to encompass all such modifications which are within its spirit and scope as defined by the claims.
Patent | Priority | Assignee | Title |
7884445, | Nov 22 2006 | Applied Nanostructures, Inc.; APPLIED NANOSTRUCTURES, INC | Semiconductor device in wafer assembly |
8003534, | Nov 22 2006 | Applied Nanostructures, Inc. | Method of forming semiconductor devices in wafer assembly |
8307461, | Jan 20 2011 | PRIMENANO, INC | Fabrication of a microcantilever microwave probe |
8661560, | Jan 20 2011 | Primenano, Inc. | Microcantilever microwave probe |
9770771, | Dec 22 2011 | CSEM CENTRE SUISSE D ELECTRONIQUE ET DE MICROTECHNIQUE SA - RECHERCHE ET DEVELOPPEMENT | Method for freeing a micromechanical part and a micromechanical part comprising sacrificial fasteners |
Patent | Priority | Assignee | Title |
4670092, | Apr 18 1986 | Rockwell International Corporation | Method of fabricating a cantilever beam for a monolithic accelerometer |
5998234, | Mar 29 1996 | Denso Corporation | Method of producing semiconductor device by dicing |
DE19734530, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 08 2002 | LUTTER, STEFAN | NanoWorld AG | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013032 | /0362 | |
Jun 21 2002 | NanoWorld AG | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Feb 01 2008 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jan 25 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 08 2015 | ASPN: Payor Number Assigned. |
Feb 15 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 24 2007 | 4 years fee payment window open |
Feb 24 2008 | 6 months grace period start (w surcharge) |
Aug 24 2008 | patent expiry (for year 4) |
Aug 24 2010 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 24 2011 | 8 years fee payment window open |
Feb 24 2012 | 6 months grace period start (w surcharge) |
Aug 24 2012 | patent expiry (for year 8) |
Aug 24 2014 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 24 2015 | 12 years fee payment window open |
Feb 24 2016 | 6 months grace period start (w surcharge) |
Aug 24 2016 | patent expiry (for year 12) |
Aug 24 2018 | 2 years to revive unintentionally abandoned end. (for year 12) |