A first apparatus includes a semiconductor device and a heatsink thermally coupled to the semiconductor device. The heatsink is located and formed to screen the device from external electromagnetic radiation or to contain radiation produced by the device. A second apparatus includes a semiconductor device, a heatsink thermally coupled to the semiconductor device, and a grounding structure having a capacitive coupling to the heatsink.

Patent
   6798662
Priority
Feb 26 1999
Filed
Feb 26 1999
Issued
Sep 28 2004
Expiry
Feb 26 2019
Assg.orig
Entity
unknown
0
33
EXPIRED
24. A method of using a heatsink, the method comprising:
generating current in a semiconductor die;
inducing ac current in a heatsink thermally coupled to and DC-isolated from the die as a result of the current in the semiconductor die; and
providing electromagnetic emissions shielding by conducting the induced ac current through a capacitance to signal ground.
22. A computing system comprising:
a housing;
at least one of a motherboard and a daughterboard located in the housing;
a microprocessor located on the one of a motherboard and a daughterboard;
a heatsink thermally coupled to and DC-isolated from the microprocessor; and
a capacitive grounding structure connected to signal ground and configured to ac-couple the heatsink to signal ground.
13. An apparatus comprising:
a semiconductor device;
a heatsink thermally coupled to and DC-isolated from the semiconductor device; and
a capacitive grounding structure connected to signal ground and configured to ac-couples the heatsink to signal ground, wherein the capacitive grounding structure comprises a conducting plate directly coupled to signal ground and being positioned relative to the heatsink to form a capacitor.
1. An apparatus comprising:
a semiconductor device;
a heatsink thermally coupled to and DC-isolated from the semiconductor device, the heatsink being formed at least in part as a substantially planar element and configured relative to the semiconductor device to perform at least one of screening the semiconductor device from external electromagnetic radiation and containing radiation produced by the semiconductor device; and
a conducting layer connected to signal ground and disposed substantially parallel to the planar element to form a capacitive structure that ac-couples the heatsink to signal ground.
17. A computing system comprising:
a microprocessor;
a heatsink thermally coupled to and DC-isolated from the microprocessor, the heatsink formed at least in part as a substantially planar element and configured relative to the microprocessor to shield the microprocessor from external electromagnetic radiation and to substantially contain electromagnetic radiation produced by the microprocessor;
a motherboard, the microprocessor being electrically connected to the motherboard; and
a conducting layer connected to signal ground and disposed substantially parallel to the planar element to form a capacitive structure that ac-couples the heatsink to signal ground.
2. The apparatus of claim 1, wherein the heatsink forms a cavity with a mouth covered by the conductive layer to form a substantially closed cage, the semiconductor device being inside the cage.
3. The apparatus of claim 2, wherein the cage provides substantial shielding to the semiconductor device from external electromagnetic radiation having frequencies of up to about 10 gigahertz.
4. The apparatus of claim 2, wherein the cage substantially contains electromagnetic radiation produced by the semiconductor device from leaking out for frequencies of up to about 3 gigahertz.
5. The apparatus of claim 1, further comprising:
a motherboard, the semiconductor device being electrically connected to the motherboard.
6. The apparatus of claim 5, wherein the conducting layer forms a substantially closed cage with the heatsink, the semiconductor device being inside the cage, the conducting layer being fixed to the motherboard.
7. The apparatus of claim 2, further comprising:
a gasket positioned to provide a space between the heatsink and the conductive layer.
8. The apparatus of claim 2, wherein the device further comprises:
a semiconductor die; and
a plastic package encapsulating the semiconductor die and a portion of the conducting layer, the heatsink being located outside of the plastic package.
9. The apparatus of claim 1, wherein the device further comprises:
a semiconductor die; and
a plastic package encapsulating the semiconductor die and the heatsink.
10. The apparatus of claim 9, wherein the conductive layer is encapsulated by the package, the heatsink and the conductive layer forming a substantially closed cage around the semiconductor die.
11. The apparatus of claim 10, wherein the die is fixed to the conductive layer and the conductive layer provides structural support to the die.
12. The apparatus of claim 1, further comprising:
one of a thermally conductive grease and a soft conductor forming a thermal contact between the heatsink and the semiconductor device.
14. The apparatus of claim 13, further comprising;
a motherboard, the conducting plate and the semiconductor device being attached to the mother board.
15. The apparatus of claim 13 further comprising:
a lumped capacitor electrically connected between the heatsink and the grounding structure.
16. The apparatus of claim 13, wherein the capacitor has a capacitance at least as large as 20 pico-farads.
18. The computing system of claim 17, wherein the conducting layer forms a substantially closed cage with the heatsink, the microprocessor being inside the cage.
19. The computing system of claim 18, wherein the cage provides substantial shielding for electromagnetic radiation having frequencies of up to about 40 gigahertz.
20. The computing of claim 18, wherein the microprocessor further comprises:
a semiconductor die; and
a plastic package encapsulating the semiconductor die and at least partially encapsulating the conducting layer.
21. The apparatus of claim 18, further comprising:
a computer housing, the motherboard and cage located inside the housing.
23. The computing system of claim 22, wherein the capacitive ac-coupling substantially reduces emissions of electromagnetic radiation by the heatsink at frequencies above about 30 megahertz.
25. The method of claim 24, further comprising:
producing heat from the currents in the semiconductor die; and
conducting the heat away from the die with the heatsink.
26. The method of claim 25, wherein conducting heat away from the die keeps the semiconductor die at a normal operating temperature.
27. The method of claim 24, wherein current is generated in the die at frequencies above 500 megahertz.

This invention relates to electromagnetic interference and heatsinks.

Heat sinks act like radiation antennas, which can generate electromagnetic radiation levels that exceed U.S. and European regulations.

A large heatsink that is close to a high frequency microprocessor may behave as an antenna of electromagnetic radiation induced by the microprocessor. The emitted electromagnetic radiation can affect the performance of nearby devices.

In a first aspect, the invention provides an apparatus including a semiconductor device and a heatsink thermally coupled to the semiconductor device. The heatsink is located and formed to screen the device from external electromagnetic radiation or to contain radiation produced by the device.

In a second aspect, the invention provides an apparatus including a semiconductor device, a heatsink thermally coupled to the semiconductor device, and a grounding structure. The grounding structure has a capacitive coupling to the heatsink.

Other objects, features, and advantages of the invention will be apparent from the following description taken together with the drawings, in which:

FIG. 1 is cross-sectional view of a system with a shielding heatsink;

FIG. 2 is a cross-sectional view of one embodiment of the system of FIG. 1;

FIG. 3 is a 3-dimensional view of the embodiment of FIG. 2;

FIG. 4 is a 3-dimensional view of another embodiment of the system of FIG. 1;

FIG. 5 is a cross-sectional view of the embodiment of FIG. 4;

FIG. 6A shows a semiconductor device with an internal shielding heatsink;

FIG. 6B shows a semiconductor device with a partial internal and partially external Faraday cage;

FIG. 7 shows a device with an AC-grounded heatsink;

FIG. 8 is a cross-sectional view of the device of FIG. 7;

FIG. 9 is a top view of one embodiment of the device of FIG. 7;

FIG. 10 is a circuit diagram for an AC-grounded heatsink;

FIG. 11 shows a heatsink grounded by a lumped capacitor; and

FIG. 12 is a flow chart for a method of using a heatsink.

As seen in FIG. 1, system 10 shields an active semiconductor device 12 from external electromagnetic radiation. The device 12 thermally couples to a heatsink 14 constructed of a metal such as copper or aluminum. The heatsink 14 provides both cooling and containment of electromagnetic radiation from the device 12.

A conductive material 16 lies between the device 12 and a portion of the heatsink 14. The material 16 conducts heat from the device 12 to the heatsink 14. The material 16 is one of a variety of soft thermal conductors or conducting greases. Such conductive materials are made by Chomerics Inc., 77 Dragon Court, Woburn, Mass.

A conductive layer 18, e.g., a metallic layer, covers the mouth of a cavity 19 formed by the heatsink 14. Together the conducting layer 18 and the heatsink 14 form a Faraday cage around the semiconductor device 12. The Faraday cage has a gap 20 between the conducting layer 18 and heatsink 14, and holes 22 in the conducting layer 18. The holes 22 are exit ports for pins 24 from the device 12. The pins 24 connect the device 12 to a motherboard 26 without making electrical contact with the conducting layer 18. The conducting layer 18 may be fixed to or located within the motherboard 26 and may be a grounding layer of the motherboard 26.

For wavelengths substantially larger than any holes or gaps, the Faraday cage stops internal radiation from leaking out through the skin effect and screens external radiation from entering. Widths of the gaps and/or holes in the cage should be smaller than about ¼ of the smallest wavelength being shielded and less than about {fraction (1/10)} of that wavelength for high-quality radiation shielding. The lateral length of the gap 20 also limits the quality of the electromagnetic shielding (see FIGS. 4-5). In addition, radiation containment improves if the heatsink 14 is AC grounded so that substantial currents do not flow on the heatsink's outside surface.

The heatsink 14 and conducting layer 18 shield the device 12 from electromagnetic radiation if the holes 22 and gap 20 satisfy the above size limits. The width of the gap 20 and the holes 22 fix the upper frequency for the shielding provided by the heatsink 14 and conducting layer 18. As processor speeds increase, frequencies of background electromagnetic radiation increase and the above limits on the width of the gap 20 become more important. For example, the limit on the width is about 3 millimeters for high-quality shielding of 10 gigahertz electromagnetic radiation.

The system 10 may be part of a computer having a housing 27. The motherboard 26 is rigidly fixed inside the housing 27. The housing 27 also encloses a memory device 28 electrically connected to the device 12 and other devices, e.g., a hard disk and ROM.

As shown in FIGS. 2 and 3, a gasket 29 may be located in the gap 20 between the heatsink 14 and the conducting layer 18. The gasket 29 may be a conductor, such as a metal ring, which closes the gap 20 to electromagnetic radiation leakage and forms a direct electrical coupling of the heatsink 14 to the layer 18.

In FIG. 3, the gasket 29 instead acts as a spacer, which electrically insulates the heatsink 14 from the conducting layer 18. In this case, the gasket 29 provides an AC coupling between the heatsink 14 and the conducting layer 18, but excludes a direct DC contact, which may not be desirable in certain applications. The heatsink 14 may have a flanged lip 30, which increases its capacitive coupling to the conducting layer 18, e.g., AC-coupling the heatsink 14 to the layer 18.

In another example, shown in FIGS. 4 and 5, a insulating top surface 40 covers the conducting layer 18. The heatsink 14 has fine teeth 32-36 along the gap 20. The teeth 32-36 make electrical contact with a ring-like via 38 cut into an insulating top surface 40 of the motherboard 26. The via 38 makes electrical contact with the conducting layer 18, which is inside the motherboard 26. The via 38 allows a close physical connection between the teeth 32-36 and the conducting layer 18. The spacing "d" between the teeth 32-36 is less than about ¼, and preferably less than {fraction (1/10)}, of the wavelengths of electromagnetic radiation to be contained within or screened out. The teeth reduce the lateral length of the gap 20, which might otherwise be a source of radiation leakage.

FIG. 6A is a cross-sectional view of an active device 42 in which a semiconductor die 44 has a heatsink 46 internal to a plastic encapsulating housing 48. The die 44 dissipates heat to the heatsink 46 through a conductive material 50. The heatsink 46 attaches to a conducting organic line grid array 52. The organic line grid array provides structural support, i.e. rigidity, to the fragile r die 44. The heatsink 46 and the organic line grid array 52 form a substantially closed Faraday cage around the die 44. The Faraday cage may have holes 54 and/or gaps, which provide electrical access ports to the die 44. The widths of the holes 54 and/or gaps satisfy the above-disclosed limits so that the Faraday cage contains radiation produced by the die 44 and screens the die 44 from external radiation.

FIG. 6B is a cross-sectional view of a device 55 in which the die 44, a conducting layer 56 and a support substrate 57 have portions internal and portions external to a plastic encapsulating housing 48. The die 44 dissipates heat to the heatsink 58 through a conductive material 59. The heatsink 58 attaches to an external portion of the conducting layer 56 to form a Faraday cage. The heatsink 58 is external to the housing 48. The heatsink 58 and the conducting layer 56 provide electromagnetic shielding.

FIGS. 7 and 8 show an active device 60, e.g., a microprocessor, and an attached heatsink 62. The heatsink 62 has a close thermal contact with a semiconductor die 64 located inside the device 60. The heatsink 62 has external fins 66, which project outward from the device 60. The fins 66 may be parallel to a conducting plate 68 fixed to a motherboard 70. The active device 60 also physically connects to the motherboard 70.

FIG. 8 shows the relative position of the fins 66 and the conducting plate 68. The conducting plate is rigidly supported above the motherboard by pins 72. The pins 72 may be held in retention mechanism holes 74 if the motherboard 70 is built according to an ATX 2.03 motherboard specification, published on Dec. 11, 1998. Further details on the ATX motherboard specification may be found at www.teleport.com\∼atx\. The fins 66 project parallel to the plate 68 to form a capacitor C. The fins 66 and the conducting plate 68 form the respective first and second plates of the capacitor C. The conducting plate 68 connects through the pins 72 to a ground structure 76, e.g., a motherboard ground or a chassis ground of the system using the device 60. The capacitive coupling between the fins 66 and the conducting plate 68 forms an AC-ground for the heatsink 62.

The active device 60 may be the processor for a computer having an external housing 78. The motherboard 70 is fixed in the interior of the housing 78. The housing 78 also encloses a memory device 79 electrically connected to the device 60, i.e., to the processor.

FIG. 9 shows an embodiment of the active device 60 of FIGS. 7-8. The grounding plate 68 (FIGS. 7-8) has a plurality of slots 80, 82, which separate a plurality of lobes 84, 86, 88 of the plate 68. The slots 80, 82 allow a freer airflow between the fins 66 and increase the cooling that the heatsink 62 provides to the active device 60.

FIG. 10 is an equivalent circuit 90 for the semiconductor die 64 and heatsink 62 of FIGS. 7-8. The semiconductor die 64 acts as an AC voltage generator 92, which drives a current I through the heatsink 62. From the heatsink 62, the current has two paths P1, P2 to ground 76. On first path P1, the heatsink 62 acts as an antenna, which emits electromagnetic radiation to free space. Free space acts as an effective impedance Z to the ground 76. Z is equal to about 377 ohms between about 30 megahertz and 40,000 megahertz. This is the range for electromagnetic emissions regulated by the Federal Communications Commission in the USA. On the second path P2, the fins 66 act as a plate of the capacitor C whose second plate is the grounded conducting plate 68. If the impedance of the capacitor C is much smaller than the impedance Z, most of the current I flows though the second path P2, and the heatsink 62 emits much less electromagnetic radiation.

If the active device 60, is a high frequency processor, AC-grounding the heatsink 62 can reduce electromagnetic emissions. By using AC-grounding, the heatsink 62 does not become a path for DC-currents in the semiconductor die 64 to short to the ground 76, which may be undesirable in certain applications.

A capacitance C of about 20 to 200 pico-farads significantly lowers electromagnetic radiation emissions from the fins 66 in the 100 to 400 megahertz range. Such a value for C may be obtained either by increasing the overlap area or by reducing the separation D between the fins 66 and the conducting plate 68. The separation D can be very small if either the fins 66 or the plate 68 is anodized with an insulating coating (not shown). If an insulating coating is used, the fins 66 and the conducting plate 68 can be in physical contact without DC-grounding the heatsink 62.

FIG. 11 illustrates an embodiment, in which a lumped capacitor 96 AC-grounds the heatsink 62. The lumped capacitor 96 electrically couples to the heatsink 62 through a wire 98 and to the grounding structure 76 through a wire 100.

FIG. 12 is a flowchart illustrating a method 102 of using the heatsink 62 of FIGS. 7-11. Currents in the semiconductor die 64 generate heat and induce a current in the nearby heatsink 62 (step 104). The currents may be in the 30 megahertz to 40,000 megahertz frequency range. The heatsink 62 conducts the heat away from the semiconductor die 64 (step 106). The heatsink 62 conducts most of the induced current to a capacitor connected directly to the grounding structure 76 (step 108).

Other embodiments are within the scope of the following claims.

Skinner, Harry G., Kirkbride, Walter M.

Patent Priority Assignee Title
Patent Priority Assignee Title
4039921, Jun 11 1975 Sony Corporation Inverter radiation suppression
4151479, Apr 13 1977 Hitachi, Ltd. Low frequency power amplifier using MOS FET's
4754101, Oct 23 1986 LAIRD TECHNOLOGIES, INC Electromagnetic shield for printed circuit board
4928138, Jun 30 1989 Sundstrand Corporation Power supply with integral filter and cooling device
5050038, Jul 10 1989 Alcatel Business Systems Heat sink device or surface mount type component mounted on a printed circuit board
5053924, Mar 30 1990 Motorola, Inc. Electromagnetic shield for electrical circuit
5175613, Jan 18 1991 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Package for EMI, ESD, thermal, and mechanical shock protection of circuit chips
5311402, Feb 14 1992 NEC Corporation Semiconductor device package having locating mechanism for properly positioning semiconductor device within package
5371404, Feb 04 1993 Freescale Semiconductor, Inc Thermally conductive integrated circuit package with radio frequency shielding
5399906, Oct 01 1991 Mitsubishi Denki Kabushiki Kaisha High-frequency hybrid semiconductor integrated circuit structure including multiple coupling substrate and thermal dissipator
5459348, May 24 1991 Astec International, Ltd. Heat sink and electromagnetic interference shield assembly
5468910, Aug 02 1993 Motorola, Inc. Semiconductor device package and method of making
5485037, Apr 12 1993 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor device having a thermal dissipator and electromagnetic shielding
5486720, May 26 1994 Analog Devices, Inc. EMF shielding of an integrated circuit package
5541811, Apr 11 1994 Telefonaktiebolaget LM Ericsson Shielding and cooling arrangement
5566052, Jun 08 1995 RPX CLEARINGHOUSE LLC Electronic devices with electromagnetic radiation interference shields and heat sinks
5717248, Mar 14 1994 Fujitsu Siemens Computers GmbH Cooling and screening device having contact pins for an integrated circuit
5804875, Dec 10 1996 Dell Products L P Computer system with heat sink having an integrated grounding tab
5866943, Jun 23 1997 Tessera, Inc System and method for forming a grid array device package employing electomagnetic shielding
6011299, Jul 24 1996 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Apparatus to minimize integrated circuit heatsink E.M.I. radiation
6011696, May 28 1998 Intel Corporation Cartridge and an enclosure for a semiconductor package
6018460, Jan 13 1998 THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT Flexible thermal conductor with electromagnetic interference shielding capability for electronic components
6061235, Nov 18 1998 Hewlett Packard Enterprise Development LP Method and apparatus for a modular integrated apparatus for heat dissipation, processor integration, electrical interface, and electromagnetic interference management
6075700, Feb 02 1999 Hewlett Packard Enterprise Development LP Method and system for controlling radio frequency radiation in microelectronic packages using heat dissipation structures
6167949, Apr 27 1998 Hewlett Packard Enterprise Development LP Low EMI emissions heat sink device
JP2000040637,
JP356076551,
JP403152959,
JP404144268,
JP409027576,
JP410013066,
JP410070383,
JP411260976,
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Feb 26 1999Intel Corporation(assignment on the face of the patent)
May 20 1999SKINNER, HARRY G Intel CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0100000743 pdf
May 25 1999KIRKBRIDE, WALTER M Intel CorporationASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0100000743 pdf
Date Maintenance Fee Events


Date Maintenance Schedule
Sep 28 20074 years fee payment window open
Mar 28 20086 months grace period start (w surcharge)
Sep 28 2008patent expiry (for year 4)
Sep 28 20102 years to revive unintentionally abandoned end. (for year 4)
Sep 28 20118 years fee payment window open
Mar 28 20126 months grace period start (w surcharge)
Sep 28 2012patent expiry (for year 8)
Sep 28 20142 years to revive unintentionally abandoned end. (for year 8)
Sep 28 201512 years fee payment window open
Mar 28 20166 months grace period start (w surcharge)
Sep 28 2016patent expiry (for year 12)
Sep 28 20182 years to revive unintentionally abandoned end. (for year 12)