Systems for providing a temperature detecting circuit includes seven transistors and six resistors. In a preferred embodiment, one of the seven transistors is configured as an enabling element and the others form two comparators. The six resistors form three voltage dividers with output varying based upon changing temperature. Two comparators are included that sense the difference between the outputs of two of the voltage dividers, and generate a corresponding 2-bit detection signal by which the refresh period is determined. Other systems and methods are also provided.
|
1. A circuit comprising:
a first, second and third voltage divider, each of which comprises resistors having temperature-dependent resistances, outputting a first, second and third voltage; and
a voltage comparator comparing the first voltage with the second voltage, and the first voltage with the third voltage and respectively outputting a first and second signal according to the comparison results.
17. A circuit comprising:
a first, second and third voltage divider, each of which comprises resistors having temperature-dependent resistances, outputting a first, second and third voltage;
a voltage comparator comparing the first voltage with the second voltage, and the first voltage with the third voltage and respectively outputting a first and second signal according to the comparison results;
an internal period selector receiving a plurality of signals representing different periods and outputting one of the signals according to the first and second signals;
a plurality of timers, each generating one of the signals representing the different periods; and
a self-refresh controller determining a refresh period according to the signal output from the internal period selector.
8. A circuit comprising:
a pulse generating circuit which outputs a periodic pulse train in response to an external control signal;
a frequency-dividing circuit which outputs a plurality of pulse trains having different periods from each other by frequency-dividing said periodic pulse train output by said pulse generating circuit;
a first, second and third voltage divider, each of which comprises resistors having temperature-dependent resistances, outputting a first, second and third divided voltage;
a voltage comparator comparing the first divided voltage with the second divided voltage, and the second divided voltage with the third divided voltage and respectively outputting a first and second signal according to the comparison results;
a voltage detection circuit which detects a power supply voltage applied to said a memory device and outputs a voltage detection signal when said power supply voltage reaches a predetermined voltage level; and
a pulse selection circuit which outputs a self-refresh master clock by selecting one of said pulse trains in response to said first and second signals and said voltage detection signal.
24. A circuit comprising:
a first voltage divider comprising a first resistors coupled between a first voltage and a first point and a second resistor coupled between the first point and a second voltage for generating a first voltage from the first point, wherein a temperature coefficient of the first resistor is smaller than that of the second resistor;
a second voltage divider comprising a third resistor coupled between the first voltage and a second point and a fourth resistor coupled between the second point and the second voltage for generating a second voltage from the second point, wherein a temperature coefficient of the third resistor with that of the fourth resistor are the same
a third voltage divider comprising a fifth resistors coupled between the first voltage and a third point and a sixth resistor coupled between the third point and the second voltage for generating a third voltage from the third point, wherein a temperature coefficient of the sixth resistor is smaller than that of the fifth resistor; and
a voltage comparator comparing the first voltage with the second voltage, and the second voltage with the third voltage and respectively outputting a first and second signal according to the comparison results.
2. A circuit comprising:
a first, second and third voltage divider, each of which comprises resistors having temperature-dependent resistances, outputting a first, second and third divided voltage; and
a voltage comparator comparing the first divided voltage with the second divided voltage, and the second divided voltage with the third divided voltage and respectively outputting a first and second signal according to the comparison results, wherein the voltage comparator comprises:
a first transistor of a first type having a source coupled to receive a first voltage;
a second transistor of the first type having a gate coupled to a gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a first bit of a temperature detection signal;
a third transistor of the first type having a gate coupled to the gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a second bit of the temperature detection signal;
a fourth transistor of a second type having a drain coupled to a drain of the first transistor and a gate coupled to receive the first divided voltage;
a fifth transistor of the second type having a drain coupled to the drain of the second transistor, a gate coupled to receive the third divided voltage and a source coupled to a source of the fourth transistor;
a sixth transistor of the second type having a drain coupled to the drain of the third transistor, a gate coupled to receive the second divided voltage and a source coupled to the source of the fourth transistor; and
a seventh transistor of the second type having a drain coupled to the drain of the fourth transistor, a gate coupled to receive an enable signal and a source coupled to receive a second voltage.
3. The circuit as in
a first resistor coupled between the gate of the fourth transistor and the source of the first transistor;
a second resistor coupled between the gate of the fourth transistor and the source of the seventh transistor;
a third resistor coupled between the gate of the fifth transistor and the source of the first transistor;
a fourth resistor coupled between the gate of the fifth transistor and the source of the seventh transistor;
a fifth resistor coupled between the gate of the sixth transistor and the source of the first transistor; and
a sixth resistor coupled between the gate of the sixth transistor and the source of the seventh transistor.
5. The circuit as in
6. The circuit as in
7. The circuit as in
9. The circuit as in
a first transistor of a first type having a source coupled to receive a first voltage;
a second transistor of the first type having a gate coupled to a gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a first bit of a temperature detection signal;
a third transistor of the first type having a gate coupled to the gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a second bit of the temperature detection signal;
a fourth transistor of a second type having a drain coupled to a drain of the first transistor and a gate coupled to receive the first divided voltage;
a fifth transistor of the second type having a drain coupled to the drain of the second transistor, a gate coupled to receive the third divided voltage and a source coupled to a source of the fourth transistor;
a sixth transistor of the second type having a drain coupled to the drain of the third transistor, a gate coupled to receive the second divided voltage and a source coupled to the source of the fourth transistor; and
a seventh transistor of the second type having a drain coupled to the drain of the fourth transistor, a gate coupled to receive an enable signal and a source coupled to receive a second voltage.
11. The circuit as in
12. The circuit as in
13. The circuit as in
14. The circuit as in
a first resistor coupled between the gate of the fourth transistor and the source of the first transistor;
a second resistor coupled between the gate of the fourth transistor and the source of the seventh transistor;
a third resistor coupled between the gate of the fifth transistor and the source of the first transistor;
a fourth resistor coupled between the gate of the fifth transistor and the source of the seventh transistor;
a fifth resistor coupled between the gate of the sixth transistor and the source of the first transistor; and
a sixth resistor coupled between the gate of the sixth transistor and the source of the seventh transistor.
15. The circuit as in
16. The circuit as in
18. The circuit as in
a first transistor of a first type having a source coupled to receive a first voltage;
a second transistor of the first type having a gate coupled to a gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a first bit of a temperature detection signal;
a third transistor of the first type having a gate coupled to the gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a second bit of the temperature detection signal;
a fourth transistor of a second type having a drain coupled to a drain of the first transistor and a gate coupled to receive the first divided voltage;
a fifth transistor of the second type having a drain coupled to the drain of the second transistor, a gate coupled to receive the third divided voltage and a source coupled to a source of the fourth transistor;
a sixth transistor of the second type having a drain coupled to the drain of the third transistor, a gate coupled to receive the second divided voltage and a source coupled to the source of the fourth transistor; and
a seventh transistor of the second type having a drain coupled to the drain of the fourth transistor, a gate coupled to receive an enable signal and a source coupled to receive a second voltage.
20. The circuit as in
21. The circuit as in
a first resistor coupled between the gate of the fourth transistor and the source of the first transistor;
a second resistor coupled between the gate of the fourth transistor and the source of the seventh transistor;
a third resistor coupled between the gate of the fifth transistor and the source of the first transistor;
a fourth resistor coupled between the gate of the fifth transistor and the source of the seventh transistor;
a fifth resistor coupled between the gate of the sixth transistor and the source of the first transistor; and
a sixth resistor coupled between the gate of the sixth transistor and the source of the seventh transistor.
22. The circuit as in
23. The circuit as in
|
The present invention relates to a temperature detecting circuit and particularly to a temperature detecting circuit for controlling a self-refresh period of a semiconductor memory device.
A dynamic random access memory (hereinafter called “DRAM”) stores data by storing an electric charge in a memory cell capacitor. As time passes, the electric charge stored in that capacitor leaks through a substrate or the like, making it difficult to permanently store data. It is, therefore, necessary to perform a refresh operation, that is, continuously rewrite the data at a pre-determined interval.
Generally, the refresh operation is achieved by applying an external control signal. A refresh operation which is achieved by an internal control signal generated inside the memory is called a “self-refresh function.”
With the recent expansion of applications for DRAM, the demand for DRAM for use with devices or equipment with a battery-backup function has increased. Thus, it is desirable that DRAMs have a self-refresh function that requires minimal power.
As a typical example of a conventional DRAM with a self-refresh function, a prior art DRAM as illustrated in Electronic Information and Communication Society, Technical and Research Report, Vol. 91, No. 64, (SDM91-10-22), pp. 51-57, is described with reference to
The operation of the DRAM is described briefly as follows.
A precharge signal OP precharges 1 k bit dummy memory cells. When this occurs, φE assumes logic level “H” to enable a timer which generates a time T1. A refresh operation is carried out a predetermined number of times (NCYC) during the period T1. Thereafter, the signals φP, φE are reset to logic level “L.” Once the signals have been reset, the charge at node VN of the dummy memory cell begins leaking. When the voltage at node VN reaches a reference level VREF, φE and φP assume logic level “H” again. Then, the above mode of operation is repeated. The period of time where leaking is seen at node VN is called “self-refresh interval”. However, when the temperature is lower, the self-refresh function in a DRAM experiences a prolonged self-refresh interval.
Consumption current I of DRAMs during refresh may be represented as shown below where IAC is consumption current under enabled condition and IDC is one under standby (not-enabled) condition:
I=IAC/T+IDC
The consumption current I during refresh decreases as the refresh interval T becomes longer.
The conventional DRAM having a self-refresh function utilizes the temperature dependency of the leak speed of the charges stored in the dummy memory cells in order to reduce the consumption current at low temperatures to a minimum by extending the self-refresh interval with low temperatures.
Japanese Patent Laid-open 3-207084 discloses a dynamic random access memory device having a refresh interval which is variable with the ambient temperature. This device is described with reference to FIG. 4. Resistor R1 and variable resistor VR1 are connected in series between power supply voltage VCC and a ground level. Similarly, resistors R2, R3, R4 are connected between the power supply voltage VCC and ground level. A signal at the junction of the resistors R2, R3 is supplied to two comparators 41 and 42. A signal at the junction of the resistors R2, R3 is supplied to the comparator 41 via node N1, whereas a signal at the junction of the resistors R3, R4 is supplied to the comparator 2 via node N2. Outputs of the comparators 41 and 42 are represented as S1, S2. A detector 3 is suggested which uses the output S1 at 60° C. as a detection signal and the output S2 at 40° C. as a detection signal.
VO=ID5×RT(K)
where RT(K) represents the resistance values of the polycrystalline silicon for different temperature levels.
A conventional temperature detecting circuit is shown in FIG. 6. The circuit is composed of a CMOS type differential amplifier and voltage dividers of resistors which generate the input signals to the amplifier. The resistors used are formed of N-well and Poly-Si.
However, conventional temperature detecting circuits must be activated by control signals. Further, one temperature detecting circuit is used to detect only one of the predetermined temperatures where transition of the refresh rate is triggered. Thus, more than one circuit must be used if there are several transition temperatures of the refresh rate. This increases the layout area and complexity of the refresh controller in a DRAM.
Accordingly, an object of the present invention is to provide an apparatus for controlling the refresh period of a DRAM with a temperature detecting circuit, which occupies a small circuit area and is easy to design.
To achieve foregoing and other objects, the present invention provides a temperature detecting circuit. In a preferred embodiment, the temperature detecting circuit includes a first, second and third voltage divider, each of which comprises resistors having temperature-dependent resistances, outputting a first, second and third voltage, and a voltage comparator comparing the first voltage with the second voltage, and the first voltage with the third voltage and respectively outputting a first and second signal according to the comparison results.
Another preferred embodiment of present invention provides a circuit for controlling a self-refresh period of a semiconductor memory device. The circuit includes a pulse generating circuit which outputs a periodic pulse train in response to an external control signal, a frequency-dividing circuit which outputs a plurality of pulse trains having different periods from each other by frequency-dividing said periodic pulse train output by said pulse generating circuit, a temperature detecting circuit which detects an ambient temperature of said memory device and outputs a temperature detection signal when said ambient temperature reaches a predetermined temperature level, a pulse selection circuit which outputs a self-refresh master clock by selecting one of said pulse trains in response to said temperature detection signal and said voltage detection signal, and a voltage detection circuit which detects a power supply voltage applied to said memory device and outputs a voltage detection signal when said power supply voltage reaches a predetermined voltage level. The temperature detection circuit preferably includes a first transistor of a first type having a source coupled to receive a first voltage, a second transistor of the first type having a gate coupled to a gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a first bit of the temperature detection signal, a third transistor of the first type having a gate coupled to the gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a second bit of the temperature detection signal, a fourth transistor of a second type having a drain coupled to a drain of the first transistor, a fifth transistor of the second type having a drain coupled to the drain of the second transistor and a source coupled to the source of the fourth transistor, a sixth transistor of the second type having a drain coupled to the drain of the third transistor and a source coupled to the source of the fourth transistor, a seventh transistor of the second type having a drain coupled to the drain of the fourth transistor, a gate coupled to receive an enable signal and a source coupled to receive a second voltage, and six resistors respectively coupled between the gate of the fourth transistor and the source of the first transistor, the gate of the fourth transistor and the source of the seventh transistor, the gate of the fifth transistor and the source of the first transistor, the gate of the fifth transistor and the source of the seventh transistor, the gate of the sixth transistor and the source of the first transistor, the gate of the sixth transistor and the source of the seventh transistor.
Still another preferred embodiment of the present invention provides a circuit for controlling a self-refresh period of a semiconductor memory device. The circuit preferably includes a temperature detecting circuit outputting a temperature detection signal, an internal period selector receiving a plurality of signals representing different periods and outputting one of the signals according to the temperature detection signal from the temperature detecting circuit, a plurality of timers, each generating one of the signals representing the different periods, and a self-refresh controller determining a refresh period according to the signal output from the internal period selector. The temperature detecting circuit preferably includes a first transistor of a first type having a source coupled to receive a first voltage, a second transistor of the first type having a gate coupled to a gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a first bit of the temperature detection signal, a third transistor of the first type having a gate coupled to the gate of the first transistor, a source coupled to receive the first voltage and a drain outputting a second bit of the temperature detection signal, a fourth transistor of a second type having a drain coupled to a drain of the first transistor, a fifth transistor of the second type having a drain coupled to the drain of the second transistor and a source coupled to the source of the fourth transistor, a sixth transistor of the second type having a drain coupled to the drain of the third transistor and a source coupled to the source of the fourth transistor, a seventh transistor of the second type having a drain coupled to the drain of the fourth transistor, a gate coupled to receive an enable signal and a source coupled to receive a second voltage, and six resistors respectively coupled between the gate of the fourth transistor and the source of the first transistor, the gate of the fourth transistor and the source of the seventh transistor, the gate of the fifth transistor and the source of the first transistor, the gate of the fifth transistor and the source of the seventh transistor, the gate of the sixth transistor and the source of the first transistor, the gate of the sixth transistor and the source of the seventh transistor.
The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to limit the present invention.
Disclosed herein are systems and methods for a temperature detecting circuit for controlling a self-refresh period of a semiconductor memory device. To facilitate description of the inventive system, an example system that can be used to implement the temperature detecting circuit is discussed with reference to the figures. Although this system is described in detail, it will be appreciated that this system is provided for purposes of illustration only and that various modifications are feasible without departing from the inventive concept. After the example system has been described, an example of operation of the system will be provided to explain the manner in which the system can be used to provide a temperature detecting circuit.
The pMOS transistor 811 has a source coupled to receive a voltage Vdd. The pMOS transistor 812 has a gate coupled to a gate of the pMOS transistor 811, a source coupled to receive the voltage Vdd and a drain outputting a first bit OUT1 of a temperature detection signal TDS. The pMOS transistor 813 has a gate coupled to the gate of the pMOS transistor 811, a source coupled to receive the voltage Vdd and a drain outputting a second bit OUT2 of the temperature detection signal TDS. The nMOS transistor 814 has a drain coupled to a drain of the pMOS transistor 811. The nMOS transistor 815 has a drain coupled to the drain of the pMOS transistor 812 and a source coupled to the source of the nMOS transistor 814. The nMOS transistor 816 has a drain coupled to the drain of the pMOS transistor 813 and a source coupled to the source of the nMOS transistor 814. The nMOS transistor 817 has a drain coupled to the drain of the nMOS transistor 814, a gate coupled to receive an enable signal EN (not shown) and a source coupled to receive a ground voltage. The six resistors 821˜826 are respectively coupled between the gate of the nMOS transistor 814 and the source of the pMOS transistor 811, the gate of the nMOS transistor 814 and the source of the nMOS transistor 817, the gate of the nMOS transistor 815 and the source of the pMOS transistor 811, the gate of the nMOS transistor 815 and the source of the nMOS transistor 817, the gate of the nMOS transistor 816 and the source of the pMOS transistor 811, the gate of the nMOS transistor 816 and the source of the nMOS transistor 817.
Each pair of the resistors 821 and 822, 823 and 824, and 825 and 826 forms a voltage divider. The resistors 821, 824, 825 and 826 are made of poly-silicon and have a temperature coefficient smaller than that of the resistors 822 and 823 which are the parasitic resistances of an N well. Thus, when the ambient temperature increases, the voltage V1 increases while the voltage V3 decreases. On the contrary, when the ambient temperature decreases, the voltage V1 decreases while the voltage V3 increases. The voltage V2 is fixed due to the resistors 825 and 826 having the same temperature coefficient. More specifically, when the ambient temperature is lower than 50° C., the relationship between the voltages V1, V2 and V3 is V1<V2<V3, which results in the bits OUT1 and OUT2 having a low logic level. As the ambient temperature increases higher than 50° C., the voltage V1 increases higher than the voltage V2 but still lower than the voltage V3, which results in the bits OUT1 and OUT2 having a low and high logic level respectively. As the ambient temperature further increases higher than 70° C., the voltage V1 increases higher than the voltage V2 but still lower than the voltage V3, which results in the bits OUT1 and OUT2 having a high logic level. Thus, the temperature detection signal identifies the range in which the current ambient temperature is by carrying different data bits.
More specifically, when the ambient temperature is lower than 50° C., the bits OUT1 and OUT2 of the temperature detection signal TDS have a low logic level, and accordingly, the internal period selector 102 selects the signal PS1 as its output to the self-refresh controller 106. As the ambient temperature increases to be higher than 50° C., the bits OUT1 and OUT2 of the temperature detection signal TDS respectively have a low and high logic level, and accordingly, the internal period selector 102 selects the signal PS2 as its output to the self-refresh controller 106. As the ambient temperature further increases to be higher than 70° C., the bits OUT1 and OUT2 of the temperature detection signal TDS have a high logic level, and accordingly, the internal period selector 102 selects the signal PS3 as its output to the self-refresh controller 106. Thus, the self-refresh controller 106 adjusts the refresh period according to the range in which the current ambient temperature is located.
Preferred embodiments of the present invention provide an apparatus for controlling the refresh period of DRAM with a temperature detecting circuit, which occupies a small circuit area and is easy for design. The temperature detecting circuit has voltage dividers and comparators to sense the voltage variation upon temperature so that only one single detecting circuit is used to detect multiple transition temperatures.
The foregoing description of the preferred embodiments of this invention has been presented for purposes of illustration and description. Obvious modifications or variations are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted in accordance with the breadth to which they are fairly, legally, and equitably entitled.
Patent | Priority | Assignee | Title |
7154789, | Dec 15 2003 | Samsung Electronics Co., Ltd. | High-voltage generator circuit and semiconductor memory device including the same |
7554869, | Dec 23 2003 | Samsung Electronics Co., Ltd. | Semiconductor memory device having internal circuits responsive to temperature data and method thereof |
8044697, | Jun 29 2006 | Intel Corporation | Per die temperature programming for thermally efficient integrated circuit (IC) operation |
8461895, | Jun 29 2006 | Intel Corporation | Per die temperature programming for thermally efficient integrated circuit (IC) operation |
9681389, | Feb 15 2013 | The Regents of the University of Michigan | Integrated ultra wideband transceiver |
Patent | Priority | Assignee | Title |
4851954, | Oct 15 1987 | Dragerwerk Aktiengesellschaft | Monitoring apparatus for monitoring temperature in a circuit arrangement |
5485111, | Apr 08 1993 | Renesas Electronics Corporation | Power on reset circuit with accurate detection at low voltages |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 18 2003 | CHUO, CHUNG-CHENG | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014478 | /0053 | |
Sep 09 2003 | Taiwan Semiconductor Manufacturing Co., Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Apr 22 2009 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 08 2013 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
May 11 2017 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Nov 22 2008 | 4 years fee payment window open |
May 22 2009 | 6 months grace period start (w surcharge) |
Nov 22 2009 | patent expiry (for year 4) |
Nov 22 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 22 2012 | 8 years fee payment window open |
May 22 2013 | 6 months grace period start (w surcharge) |
Nov 22 2013 | patent expiry (for year 8) |
Nov 22 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 22 2016 | 12 years fee payment window open |
May 22 2017 | 6 months grace period start (w surcharge) |
Nov 22 2017 | patent expiry (for year 12) |
Nov 22 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |