A method of predicting whether a failure of an electrical device may occur if a receiver within the electrical device is subjected to an electrical noise pulse. The method may include locating an integrated circuit that drives the receiver and locating an integrated circuit that is driven by the receiver, the integrated circuit that is driven by the receiver having a circuit type and a capacitance. The method may also include selecting a plurality of noise-tolerance curves and then selecting one of the plurality of noise-tolerance curves. The method may also include selecting a set of noise-propagation constants and then selecting a noise-propagation constant from the set of noise-propagation constants. The method may further include generating an offset noise-tolerance curve by offsetting the selected one of the plurality of noise-tolerance curves by the noise-propagation constant, determining a noise-tolerance for the receiver; and then comparing the noise-tolerance to the amplitude of the noise pulse.
|
15. A method of predicting whether a failure of an electrical device may occur if a receiver within the electrical device is subjected to a noise pulse, the receiver having a beta-ratio, the noise pulse having an amplitude and a width, the method comprising:
a) locating an integrated circuit that drives the receiver;
b) locating an integrated circuit that is driven by the receiver;
c) selecting, based at least in part upon the beta-ratio of the receiver, a noise-tolerance curve;
d) determining, based at least in part upon the noise-tolerance curve and the width of the noise pulse, a noise-tolerance; and
e) comparing the noise-tolerance to the amplitude of the noise pulse.
20. A method of fabricating an electrical device that contains a receiver, the receiver having a circuit type and a beta-ratio, the noise pulse having an amplitude and a width, the method comprising:
a) locating an integrated circuit that drives the receiver, the integrated circuit that drives the receiver having a circuit type;
b) locating an integrated circuit that is driven by the receiver, the integrated circuit that is driven by the receiver having a circuit type and a capacitance;
c) selecting, based at least in part upon the circuit type of the receiver, a plurality of noise-tolerance curves;
d) selecting, based at least in part upon the capacitance of the integrated circuit that is driven by the receiver, the circuit type of the integrated circuit driven by the receiver, and the beta-ratio of the receiver, one of the plurality of noise-tolerance curves;
e) selecting a noise-propagation constant based at least in part upon the circuit type of the integrated circuit that drives the receiver;
f) determining, based upon the noise-tolerance curve and the width of the noise pulse, a noise-tolerance;
g) comparing the noise-tolerance to the amplitude of the noise pulse; and
h) fabricating the electrical device.
8. A method of predicting whether a failure of an electrical device may occur if a receiver within the electrical device is subjected to a noise pulse, the receiver having a circuit type and a beta-ratio, the noise pulse having an amplitude and a width, the method comprising:
a) locating an integrated circuit that drives the receiver, the integrated circuit that drives the receiver having a circuit type;
b) locating an integrated circuit that is driven by the receiver, the integrated circuit that is driven by the receiver having a circuit type and a capacitance;
c) selecting, based at least in part upon the circuit type of the receiver, a plurality of noise-tolerance curves;
d) selecting, based at least in part upon the capacitance of the integrated circuit that is driven by the receiver, the circuit type of the integrated circuit driven by the receiver, and the beta-ratio of the receiver, one of the plurality of noise-tolerance curves;
e) selecting a noise-propagation constant based at least in part upon the circuit type of the integrated circuit that drives the receiver;
f) determining, based upon the noise-tolerance curve and the width of the noise pulse, a noise-tolerance; and
g) comparing the noise-tolerance to the amplitude of the noise pulse.
21. An electrical device designed by a process that includes a method of predicting whether a failure of an electrical device may occur if a receiver within the electrical device is subjected to a noise pulse, the receiver having a circuit type and a beta-ratio, the noise pulse having an amplitude and a width, the method comprising:
a) locating an integrated circuit that drives the receiver, the integrated circuit that drives the receiver having a circuit type;
b) locating an integrated circuit that is driven by the receiver, the integrated circuit that is driven by the receiver having a circuit type and a capacitance;
c) selecting, based at least in part upon the circuit type of the receiver, a plurality of noise-tolerance curves;
d) selecting, based at least in part upon the capacitance of the integrated circuit that is driven by the receiver, the circuit type of the integrated circuit driven by the receiver, and the beta-ratio of the receiver, one of the plurality of noise-tolerance curves;
e) selecting a noise-propagation constant based at least in part upon the circuit type of the integrated circuit that drives the receiver;
f) determining, based upon the noise-tolerance curve and the width of the noise pulse, a noise-tolerance;
g) comparing the noise-tolerance to the amplitude of the noise pulse; and
h) fabricating the electrical device.
19. A program storage device containing computer readable instructions, that when executed by a computer perform a method of predicting whether a failure of an electrical device may occur if a receiver within the electrical device is subjected to a noise pulse, the receiver having a circuit type and a beta-ratio, the noise pulse having an amplitude and a width, the method comprising:
a) locating an integrated circuit that drives the receiver, the integrated circuit that drives the receiver having a circuit type;
b) locating an integrated circuit that is driven by the receiver, the integrated circuit that is driven by the receiver having a circuit type and a capacitance;
c) selecting, based at least in part upon the circuit type of the receiver, a plurality of noise-tolerance curves;
d) selecting, based at least in part upon the capacitance of the integrated circuit that is driven by the receiver, the circuit type of the integrated circuit driven by the receiver, and the beta-ratio of the receiver, one of the plurality of noise-tolerance curves;
e) selecting a noise-propagation constant based at least in part upon the circuit type of the integrated circuit that drives the receiver;
f) determining, based upon the noise-tolerance curve and the width of the noise pulse, a noise-tolerance; and
g) comparing the noise-tolerance to the amplitude of the noise pulse.
1. A method of predicting whether a failure of an electrical device may occur if a receiver within the electrical device is subjected to a noise pulse, the receiver having a circuit type and a beta-ratio, the noise pulse having an amplitude and a width, the method comprising:
a) locating an integrated circuit that drives the receiver, the integrated circuit that drives the receiver having a circuit type;
b) locating an integrated circuit that is driven by the receiver, the integrated circuit that is driven by the receiver having a circuit type and a capacitance;
c) selecting, based at least in part upon the circuit type of the receiver, a plurality of noise-tolerance curves;
d) selecting, based at least in part upon the capacitance of the integrated circuit that is driven by the receiver, the circuit type of the integrated circuit driven by the receiver, and the beta-ratio of the receiver, one of the plurality of noise-tolerance curves;
e) selecting a set of noise-propagation constants based at least in part upon the circuit type of the integrated circuit that drives the receiver;
f) selecting a noise-propagation constant from the set of noise-propagation constants based at least in part upon the receiver circuit type;
g) generating an offset noise-tolerance curve by offsetting the selected one of the plurality of noise-tolerance curves by the noise-propagation constant;
h) detennining, based at least in part upon the offset noise-tolerance curve and the width of the noise pulse, a noise-tolerance; and
i) comparing the noise-tolerance to the amplitude of the noise pulse.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
9. The method of
10. The method of
11. The method of
12. The method of
13. The method of
14. The method of
16. The method of
17. The method of
18. The method of
|
The present invention generally relates to noise margin analysis of semiconductor devices. More specifically, the present invention relates methods of determining if an electronic noise event could create a failure in a semiconductor device.
Modern electrical devices, such as microprocessors and chipsets, include a very large number of integrated circuits, such as AND gates, OR gates, and NAND gates. Ideally, the digital signals that are generated by one integrated circuit will not affect the digital signal generated by any other integrated circuit unless the gates are electrically connected by metal traces or doped polysilicon. However, as more integrated circuits are placed closer together, an electrical transition on one trace (“the aggressor trace”) can capacitively couple on to a different trace (“the victim trace”). As a result, a voltage pulse can appear on the victim trace. In addition, inductive coupling from the aggressor trace, and charge sharing or leakage current in the victim receiver, can degrade the victim signal.
If the voltage pulse is a small percentage of the voltage swing Vs from a “0” to a “1” logic level, then the voltage pulse is guaranteed not to cause the electrical device to malfunction. However, if a noise pulse seen by a receiver causes the output of that integrated circuit to deviate significantly from its quiescent value, then the resulting propagated noise pulse can interfere with other integrated circuits, and affect the correct operation of the system. To avoid the above problem, it is desirable to predict, before an electrical device is manufactured, whether misinterpretations of logic states may occur as a result of voltages pulses, i.e., electrical noise.
One method of predicting whether a misinterpretation may occur is to estimate the amplitude of the voltage pulse, which is often called the noise pulse, occurring at a receiver. If the amplitude of the noise pulse is greater than an allowable noise pulse for a given type of receiver (“the receiver's noise threshold”), such as 10% of the voltage swing Vs, then the receiver could make a logic state misinterpretation or could propagate noise that could affect the behavior of downstream circuits. Other methods of predicting whether a misinterpretation may occur compare the amplitude of the noise pulse with a lowered noise threshold to account for other noise sources, such as ground bounce.
While the above methods are relatively easy to implement, the methods are overly conservative for many electrical devices. In particular, the above methods are overly conservative for modern semiconductor devices with sub-micron integrated circuits.
Other methods of predicting whether a misinterpretation may occur compare the amplitude of the noise pulse with a more accurate noise threshold of a receiver. These methods classify receivers based upon one or more categories and, based upon the classification(s), determine a more accurate noise threshold. For example, receivers could be classified based upon one or more of the following: the type of integrated circuit that drives the receiver, the receiver's circuit type, and/or the type of circuit that is driven by the receiver, i.e., the “load” of the receiver. Based upon the above-described characterizations, more accurate noise thresholds can be compared against the amplitude of the noise pulse to determine whether a misinterpretation may occur. As a result, methods that characterize receivers and utilize more accurate noise thresholds can be less conservative than methods that do not utilize such characterizations.
Other methods of predicting whether a misinterpretation may occur utilize the energy of the noise pulse as well as the amplitude of the noise pulse. For example, the noise sensitivity of an integrated circuit can be characterized as a function of the amplitude of the noise pulse and the width of the noise pulse. As a result, a relatively accurate noise threshold can be determined for the integrated circuit. After performing the above characterization, the prediction of whether a logic state misinterpretation may occur can utilize the energy of the noise pulse and not just the amplitude of the noise pulse.
Still other methods of predicting a misinterpretation of a logic state characterize the noise sensitivity of the integrated circuit as a function of the load of the receiver.
While the above-described methods do provide relatively accurate indications of whether misinterpretations of logic states may occur as a result of electrical noise, still more accurate methods are needed.
One embodiment of the invention is a method of predicting whether a failure of an electrical device may occur if a receiver within the electrical device is subjected to an electrical noise pulse. The method may include locating an integrated circuit that drives the receiver and locating an integrated circuit that is driven by the receiver, the integrated circuit that is driven by the receiver having a circuit type and a capacitance. The method may also include selecting a plurality of noise-tolerance curves and then selecting one of the plurality of noise-tolerance curves. The method may also include selecting a set of noise-propagation constants and then selecting a noise-propagation constant from the set of noise-propagation constants. The method may further include generating an offset noise-tolerance curve by offsetting the selected one of the plurality of noise-tolerance curves by the noise-propagation constant, determining a noise-tolerance for the receiver; and then comparing the noise-tolerance to the amplitude of the noise pulse.
Other embodiments of the invention include program storage devices storing computer readable instructions that when executed by a computer, perform variations of the above method. Still other embodiments of the invention include electrical devices that are manufactured using variations of the above method.
The following description is presented to enable any person skilled in the art to make and use the invention, and is provided in the context of a particular application and its requirements. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to other embodiments and applications without departing from the spirit and scope of the present invention. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.
One embodiment of the invention is a method of predicting whether a failure of an electrical device may occur when the electrical device is subjected to a noise pulse. A flowchart depicting such method is shown in
5.1 Locating a Driver
As shown in Block 105 of
The location of integrated circuit(s) that drive receiver 210 can be performed in a number of ways. For example, one could identify the input port(s) of receiver 210. Next, one could locate all integrated circuits that are electrically connected to the input port(s) via an electrical trace. For example, receiver 210 has only a single input port and driver 205 is the only integrated circuit that is electrically connected to the single input port via victim trace 215. Thus, driver 205 could be efficiently located.
5.2 Locating a Load
As shown in Block 110 of
5.3 Selecting a Set of Noise-Tolerance Curves
As shown in Block 115 of
In some embodiments of the invention the selection of a set of noise-tolerance curves is based upon the circuit type of the receiver. Thus, if the receiver is a static integrated circuit, then a first set of noise-tolerance curves may be selected. Similarly, if the receiver is a dynamic integrated circuit, then a second set of noise-tolerance curves could be selected. Sets of noise-tolerance curves could also be selected based on more specific integrated circuit types such as static push-pull, transmission gate, sense amp, flip-flop, AND, NAND, OR, NOR, inverter, etc. In some embodiments of the invention, the type of integrated circuit may not be known. In such cases, a set of noise-tolerance curves for unknown integrated circuit types may be selected.
5.4 Selecting a Noise-Tolerance Curve
As shown in Block 120 of
One parameter that can be utilized to select a noise-tolerance curve is the capacitance of the integrated circuit that is driven by the receiver. For example, the capacitance of the input port of load 220 of
The beta-ratio of an integrated circuit is a measure of the capability of that integrated circuit to drive other integrated circuits into a logic “1” or a logic “0” state. The beta-ratio represents the ratio of the driving capability of two opposing portions of the integrated circuit, known as the PMOS stack and the NMOS stack. The PMOS stack drives an integrated circuit device into the logic “1” state and the NMOS stack drives the integrated circuit into the logic “0” state.
Another parameter that could be utilized to select a noise-tolerance curve includes the type of net driving the receiver, such as a clock net. In addition, the type of net driven by the receiver, such as a low voltage swing net, could be utilized to select a noise-tolerance curve.
5.5 Selecting a Set of Noise-Propagation Constants
As shown in Block 125 of
5.6 Selecting a Noise-Propagation Constant
As shown in Block 130 of
5.7 Generating an Offset Noise-Tolerance Curve
As shown in Block 135 of
5.8 Determining the Noise-Tolerance of the Receiver
As shown in Block 140 of
5.9 Comparing the Noise-Tolerance to the Noise Pulse
As shown in Block 145 of
5.10 Conclusion
Using the above method, a more accurate estimate of the noise-threshold of a receiver can be determined. The increased accuracy can improve the yields of electrical devices and can also allow more aggressive circuit designs.
The foregoing descriptions of embodiments of the present invention have been presented for purposes of illustration and description only. They are not intended to be exhaustive or to limit the present invention to the forms disclosed. Accordingly, many modifications and variations will be apparent to practitioners skilled in the art.
For example, one could combine numerous steps presented in the above embodiments. For example, instead of selecting a set of noise-tolerance curves and then selecting a single noise-tolerance curve from the set, one could select a noise-tolerance curve directly (without first selecting a set of noise-tolerance curves). Similarly, one could directly select a noise-propagation constant without first selecting a set of noise-propagation constants.
Other variations involve the use of the noise-propagation constant. In some embodiments of the invention, the noise-propagation constant is utilized to offset the amplitude of the noise pulse instead of offsetting the noise-tolerance curve. In still other embodiments, a noise-propagation constant is not utilized at all. In such embodiments, a (non-offset) noise-tolerance value is compared with the amplitude of a noise pulse to determine if a logic state misinterpretation is likely to occur.
Still other variations include program storage devices containing instructions that when executed by a computer, perform portions of the above-described methods. Other variations include electrical devices that are manufactured using portions of the above-described methods.
Additionally, the above disclosure is not intended to limit the present invention. The scope of the present invention is defined by the appended claims.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5535133, | Feb 09 1995 | Unisys Corporation | Method of fabricating IC chips with table look-up estimated crosstalk voltages being less than noise margin |
6026286, | Aug 24 1995 | Nortel Networks Limited | RF amplifier, RF mixer and RF receiver |
6278951, | Jul 15 1998 | Fujitsu Limited | Crosstalk noise calculation method and storage medium |
6388487, | Jun 04 1999 | Mitsubishi Denki Kabushiki Kaisha; Mitsubishi Electric System LSI Design Corporation | Schmitt circuit |
6820234, | Jun 29 1998 | COMPUTER CIRCUIT OPERATIONS LLC | Skew calibration means and a method of skew calibration |
6897683, | Nov 14 2002 | Exar Corporation | Driver including first and second buffers for driving an external coil or first and second transistors |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 02 2002 | DAHROUG, OMAR G | Sun Microsystems, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013546 | /0732 | |
Dec 03 2002 | Sun Microsystems, Inc. | (assignment on the face of the patent) | / | |||
Feb 12 2010 | ORACLE USA, INC | Oracle America, Inc | MERGER AND CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 037280 | /0159 | |
Feb 12 2010 | Sun Microsystems, Inc | Oracle America, Inc | MERGER AND CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 037280 | /0159 | |
Feb 12 2010 | Oracle America, Inc | Oracle America, Inc | MERGER AND CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 037280 | /0159 |
Date | Maintenance Fee Events |
Sep 15 2005 | ASPN: Payor Number Assigned. |
May 06 2009 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 08 2013 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
May 25 2017 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Dec 06 2008 | 4 years fee payment window open |
Jun 06 2009 | 6 months grace period start (w surcharge) |
Dec 06 2009 | patent expiry (for year 4) |
Dec 06 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 06 2012 | 8 years fee payment window open |
Jun 06 2013 | 6 months grace period start (w surcharge) |
Dec 06 2013 | patent expiry (for year 8) |
Dec 06 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 06 2016 | 12 years fee payment window open |
Jun 06 2017 | 6 months grace period start (w surcharge) |
Dec 06 2017 | patent expiry (for year 12) |
Dec 06 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |