An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to (i) select one of a plurality of input signals and (ii) generate (a) an output signal having a frequency and (b) one or more control signals in response to a skew signal. The second circuit may be configured to generate the skew signal in response to the one or more control signals. The first circuit may be configured to minimize skew between the selected input signal and a feedback of the output signal, in response to the skew signal.
|
15. An apparatus comprising:
a first circuit configured to (i) select one of a plurality of input signals and (ii) generate (a) an output signal having a frequency in response to a skew signal and (b) one or more control signals with a plurality of phase comparators; and
a second circuit configured to generate said skew signal in response to said one or more control signals, wherein said first circuit is configured to minimize skew between said selected input signal and a feedback of said output signal in response to said skew signal.
12. An apparatus comprising:
means (i) for generating (a) an output signal having a frequency in response to a skew signal and (b) one or more control signals and (ii) selecting one of a plurality of input signals;
means for generating said skew signal in response to said one or more control signals; and
means for minimizing timing skew between said selected input signal and said output signal, wherein said apparatus is configured to provide a self test of an internal skew and said means for generating the one or more control signals comprises a plurality of phase comparators.
13. A method for correcting skew between an input signal and a feedback of an output signal, comprising the steps of:
(A) receiving a plurality of input signals;
(B) selecting one of said plurality of input signals;
(C) generating one or more control signals;
(D) selecting one of said one or more control signals;
(E) counting the selected control signal;
(F) generating a skew signal in response to a result of step (E); and
(G) adjusting a delay between said selected input signal and said output signal in response to said skew signals by digitally programming said delay.
1. An apparatus comprising:
a first circuit configured to (i) select one of a plurality of input signals and (ii) generate (a) an output signal having a frequency in response to a skew signal and (b) one or more control signals, wherein said first circuit comprises a plurality of phase comparators configured to generate said one or more control signals; and
a second circuit configured to generate said skew signal in response to said one or more control signals, wherein said first circuit is configured to minimize skew between said selected input signal and said output signal in response to said skew signal.
17. An apparatus comprising:
a first circuit configured to (i) select one of a plurality of input signals and (ii) generate (a) an output signal having a frequency in response to a skew signal and (b) one or more control signals; and
a second circuit comprising a multiplexer circuit configured to receive said one or more control signals and a counter circuit configured to receive an output of said multiplexer and generate said skew signal in response to said one or more control signals, wherein (i) said first circuit is configured to minimize skew between said selected input signal and said output signal in response to said skew signal, and (ii) said skew signal comprises a digital word.
16. An apparatus comprising:
a first circuit configured to (i) select one of a plurality of input signals and (ii) generate (a) an output signal having a frequency in response to a skew signal and (b) one or more control signals, wherein said first circuit comprises a digitally programmable delay circuit configured to control a delay between said selected input signal and said output signal; and
a second circuit configured to generate said skew signal in response to said one or more control signals, wherein (i) said first circuit is configured to minimize skew between said selected input signal and said output signal in response to said skew signal using the delay and (ii) said second circuit comprises a multiplexer circuit configured to receive said one or more control signals and a counter circuit configured to receive an output of said multiplexer to generate said skew signal.
2. The apparatus according to
a digitally programmable delay circuit configured to control a delay between said selected input signal and said output signal.
3. The apparatus according to
4. The apparatus according to
a counter circuit configured to generate said skew signal in response to said one or more control signals, wherein said skew signal comprises a digital word.
5. The apparatus according to
6. The apparatus according to
7. The apparatus according to
8. The apparatus according to
9. The apparatus according to
10. The apparatus according to
a phase comparator circuit comprising and plurality of phase comparators configured to receive said plurality of input signals and generate said one or more control signals;
a multiplexer circuit configured to receive said plurality of input signals and generate a first clock signal and a second clock signal; and
a delay circuit configured to delay said first and second clock signals in response to said skew signal.
11. The apparatus according to
a multiplexer circuit configured to receive said one or more control signals; and
a counter circuit configured to receive an output of said multiplexer and generate said skew signal.
|
The present invention relates to a method and/or architecture for correction of differential signal path delays generally and, more particularly, to a method and/or architecture for correction of skew between an input and an output of a phase locked loop (PLL).
Referring to
The circuit 10 provides a PLL output frequency FOUT that is frequency and phase locked to the input reference signal REF. The frequency FOUT is determined by the integer ratio of the feedback to reference dividers 14a and 14b. Ideally the phase of whichever input is selected as the reference signal REF is equal to the phase of the input selected as the feedback signal FB. Phase error is determined from the difference in arrival times (skew) of either the rising or falling edge of the reference input REF relative to the feedback input FB.
Phase can be expressed in radians by dividing the skew by the period and multiplying by 2π (for radians) or 360° (for degrees). The term “skew” typically implies the long term or “average” time difference between signals. The terms “phase noise” or “jitter” are used to describe the dynamic variations in the arrival time between signals.
Disadvantages with the circuit 10 include (i) time delay differences through the dividers 14a and 14b and (ii) PLL 16 input skew errors. Such disadvantages contribute to input skew of the reference and feedback paths (i.e., skew does not equal zero). For example, a PLL typically uses an analog charge pump as part of the phase detection circuit. Analog mismatches cause skew at an input of the PLL to be non-zero. Time delay differences between the reference and feedback paths show up as non-zero phase skew at the PLL input as well. Furthermore, delay mismatches in the reference and feedback paths through the multiplexer 12 also cause phase skew. Mismatch within the long chain of required digital and analog circuitry for the reference and feedback paths (from the inputs IN1, IN2, IN3 to the charge pump in the PLL 16) is likely to cause input skew. Conventional analog charge pumps have one or more limitations such as P/N current mismatches and differences in charge injection.
Another conventional approach for correction of signal path delays in PLLs is to implement bang—bang digital control loops. Such control loops can be accurate, but are very slow. Conventional bang—bang control loops have a speed/jitter trade-off and can still have skew problems due to charge pump imbalance. Neither of these conventional techniques address time delays in counters and digital circuitry that occur before the PLL.
The present invention concerns an apparatus comprising a first circuit and a second circuit. The first circuit may be configured to (i) select one of a plurality of input signals and (ii) generate (a) an output signal having a frequency and (b) one or more control signals in response to a skew signal. The second circuit may be configured to generate the skew signal in response to the one or more control signals. The first circuit may be configured to minimize skew between the selected input signal and a feedback of the output signal, in response to the skew signal.
The objects, features and advantages of the present invention include providing a method and/or architecture for correction of skew, or time differential, between an input and an output of a phase locked loop (PLL) that may (i) implement digitally based skew, (ii) implement a low frequency phase noise reduction circuit, (iii) be applied externally to an existing PLL, (iv) be implemented without changes to the PLL design, (v) be setup with multiple phase comparators to monitor different combinations of inputs, and/or (vi) allow a simple self test of the internal skew of the PLL path.
These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:
Referring to
The circuit 100 generally comprises a block (or circuit) 102 and a block (or circuit) 104. The circuit 102 may be implemented as an output logic circuit that may include a Phase Locked Loop (PLL) to be described in more detail in connection with
The circuit 100 may reduce the skew, or time differential, between a selected one of the input signals IN[1:n] and a feedback of the output signal FOUT. The feedback of the output signal FOUT is generally presented as one of the input signals IN[1:n]. The circuit 100 may also reduce low frequency phase noise of a phase locked loop. In one example, the circuit 100 may be implemented as a skew correction circuit. In another example, the circuit 100 may be implemented as a zero delay buffer. However, the circuit 100 may be implemented for other applications to match two path delays (e.g., the circuit 100 is not necessarily limited to PLL applications).
Referring to
Referring to
The precision phase comparator block 130′ (or 150a–150n of
Consider the example where the PLL 140 obtains lock and reduces the phase skew to some value based on the above mentioned imperfections. One of the phase detectors 150a–150n is generally chosen (while the other phase detectors 150a–150n are disabled) based on which two of the inputs IN1, IN2, or IN3 is selected. The multiplexer 160 may select the output of the selected phase detector 150a–150n and multiplex the output to the U/D counter 162. If the reference input signal REFIN arrives earlier in phase (time) than the feedback input, then the output of the selected phase detectors 150a–150n is a digital “1”. The output of the phase detectors 150a–150n is a digital “0” if the feedback input arrivers earlier.
When a “1” is presented by a particular phase detector 150a–150n, the U/D counter 162 generally increments an internal count value. If a “0” is presented by a particular PD 150a–150n, the U/D counter 162 generally decrements the internal value. When the counter value increases, the delay circuit 138 may decrease the delay in the reference path REFDLY while increasing the delay in the feedback path FBDLY.
Consider the example where the PLL 140 has converged such that the reference signal REFIN is leading in phase compared to the feedback signal FB. The reference counter 134 and multiplexers 132 may have more time delay than the feedback counter 136. Thus, the reference signal REFIN needs to arrive earlier than the feedback signal FB. However, the condition may also be due to an imbalance in the analog charge pump currents (e.g., within the PLL 140).
If the delay difference (or skew) is great enough, the phase detector 130 will generate all 1's. If the skew is less than the jitter in the circuit 100, the phase detector circuit 130 will generate 1's and 0's but on average will generate more 1's. As a result, the counter value of the U/D counter 162 will increase over time. As the counter value increases, delay is removed from the reference path REFDLY and added to the feedback path FBDLY. The counter value continues to increase until on average as many 1's come out of the PD circuit 130 as 0's. Thus, the average skew at the input may be minimized to within the accuracy of the phase detector circuit 130.
In this manner, the circuit 100 may remove the static skew and may also remove time varying skew as well. The amount of attenuation of time varying skew is dependent on the frequency of the time variations. The circuit 100 may reduce low frequency phase noise created by the PLL 140.
The circuit 100 may be extended to any integer number of inputs. For higher number of inputs, more comparators may be used (e.g., N inputs may use N(N−1)/2 comparators). However, for a basic implementation, the circuit 100 may implement two inputs. Alternatively, additional multiplexers may be implemented to select relevant inputs. However, multiplexers should be minimized since they may introduce additional skew.
The phase comparator circuit 130, the skew delay circuit 138 and the U/D counter 162 may have many potential implementations. The phase comparator circuit 130 may be implemented as a single (or number of) “D” type flip-flops. Ideally the phase comparator circuit 130 may have zero set-up time, since any setup time requirement generates skew at the input. Design considerations may be needed for the circuit 100 if the reference and feedback paths are not running at the same frequency. Different frequencies may be typical in frequency multiplication applications where the feedback is N times the reference frequency. A phase comparison may only be meaningful if made at a transition of the slower running signal. If the phase comparator circuit 130 behaves like a “D” flip-flop, the clock input is generally from the slower running signal such that the output of the flip-flops only changes on the slower signal.
If the application is such that either the reference path or the feedback path may be the higher frequency under different configurations, two-phase comparators for each pair of inputs may be necessary. Such a condition may occur when the system clock is the reference signal and another clock is the feedback signal. A multiplexer may be implemented to select the appropriate comparator output to use. Additionally, comparator designs that accomplish such a task with a single comparator integrated circuit with two output paths may be implemented.
The U/D counter 162 may have a number of special features. One such special feature may be the concept of “pre-scaling”. Pre-scaling may force the counter 162 to count multiple times before changing the digital output. The pre-scaling may be equivalent to dividing the digital output word SKEW[N:1] by a constant before proceeding to the skew delay circuit 138. It may also be desirable to prevent the counter 162 from over-flowing or “wrapping” if the count hits full scale. For example, the counter 162 may be implemented that senses an alternating “1” or “0”, ignoring the alternating since the net effect on the final count is zero.
The counter 162 may be implemented to update the output whenever the sum changes. Other implementations may only update the final skew output at a certain, fixed times. Various other filtering or counting techniques may be applied to the counter 162. The counter 162 may be a digital filter that integrates the phase detector outputs. Other filters (e.g., linear, non-linear or higher order) may be developed and applied that may have subtle effects on the way the corrections get updated. The discrete switching of skew delay block 138 may add noise to the loop. The spectrum of the noise may be controlled to some extent by performing filtering with the counter 162. Appropriate implementations of the U/D counter 162 may drive the average skew to zero.
Digital signals may also be added to the counter 102 to add desired skew or dynamic phase changes to the output signal FOUT. For example, the output signal FOUT may be phase modulated by adding a time varying digital phase offset to the counter output SKEW[N:1].
The circuit 100 may be implemented with basic self test capability. The design of the circuit 100 may be varied to provide ability to read or set the counter values from an external source. The configurable counter values may allow the circuit 100 to implement self-test features. For example, the skew delay 138 performance may be measured by adjusting the counter values and observing the change in skew. Test modes may also be implemented to by-pass the PLL 140 and measure time delay changes through the circuit 100. By reading the counter values after the loop has converged, a basic measurement of skew for the internal parts (e.g., the multiplexers 132, counters 134, 136 and PLL 140) may be obtained. If the skew on the internal parts is larger than expected the circuit 100 may be discarded as marginal. By allowing the circuit 100 to “converge” and then read the contents of the counter 102, the built in skew of the part that is being corrected may be determined.
The programmable skew delay block 138 may be implemented in a number of ways. In one implementation, the reference path delay REFDLY may decrease while the feedback path delay FBDLY may increase. One path may have a fixed delay, while the other delay path changes (or a combination of both of the delay paths). The reference delay REFDLY may change for one part of the range, while the feedback delay path changes. In general, the skew delay circuit 138 may be implemented such that the changes in delay are small enough not to cause appreciable additional jitter at the output of the PLL 140.
The circuit 100 may (i) correct digital timing skew, (ii) provide a PLL with the addition a digital skew correction circuit, (iii) be capable of self testing skew of a PLL circuit, (iv) correct the skew of multiple digital inputs to a PLL, (v) correct the skew of a PLL completely external to the PLL, and/or (vi) reduce the low frequency phase noise of a PLL (e.g., the circuit 100 may prove matching within 50 pS (<100 pS)).
The circuit 100 may achieve low skew and low frequency phase noise. Low skew and frequency phase noise may be provided by the comparator circuit 130, the counter 162 and the delay block 138. The phase detector 130 may be simple and precise. The phase comparator block 130 may become the reference for low frequency and DC skew errors in the system 100, as opposed to the noisier and less accurate phase detector in the analog PLL 140 and associated digital circuitry before the PLL 140. A digital, or binary output, phase comparator may be more accurate than the phase detector/analog charge pump in a PLL. The circuit 100 may remove path delay differences in digital logic before the PLL 140. The circuit 100 may provide a digitally based skew and low frequency phase noise reduction circuit. The circuit 100 may be applied externally to an existing PLL and does not require changes to the existing PLL. However, the circuit 100 may be implemented along with a PLL on a single integrated circuit. The circuit 100 may be setup with multiple phase comparators to monitor different combinations of inputs. The circuit 100 may allow a simple self test of the internal skew of the PLL path.
The various signals of the present invention are generally “on” (e.g., a digital HIGH, or 1) or “off” (e.g., a digital LOW, or 0). However, the particular polarities of the on (e.g., asserted) and off (e.g., de-asserted) states of the signals may be adjusted (e.g., reversed) accordingly to meet the design criteria of a particular implementation.
While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.
Patent | Priority | Assignee | Title |
10320401, | Oct 13 2017 | XILINX, Inc. | Dual-path digital-to-time converter |
11223362, | May 14 2020 | MEDIATEK INC. | Phase-locked loop circuit and digital-to-time convertor error cancelation method thereof |
7231537, | Jul 03 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Fast data access mode in a memory device |
7627772, | Jul 03 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Fast data access mode in a memory device |
7698582, | Dec 23 2005 | Schweitzer Engineering Laboratories, Inc.; Schweitzer Engineering Laboratories, Inc | Apparatus and method for compensating digital input delays in an intelligent electronic device |
7764022, | May 17 2004 | Saturn Licensing LLC | Power supply apparatus and display apparatus |
8321713, | Jul 03 2003 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Fast data access mode in a memory device |
RE47794, | May 17 2004 | Saturn Licensing LLC | Power supply apparatus and display apparatus |
RE47993, | May 17 2004 | Saturn Licensing LLC | Power-supply apparatus and display apparatus |
Patent | Priority | Assignee | Title |
4617679, | Sep 20 1983 | NEC ELECTRONICS U S A , INC | Digital phase lock loop circuit |
4623805, | Aug 29 1984 | Unisys Corporation | Automatic signal delay adjustment apparatus |
4755704, | Jun 30 1987 | UNISYS CORPORATION, DETROIT, MICHIGAN, A CORP OF | Automatic clock de-skewing apparatus |
5049766, | Oct 27 1989 | NCR Corporation | Delay measuring circuit |
5081655, | Oct 23 1989 | AVAYA Inc | Digital phase aligner and method for its operation |
5220201, | Jun 26 1990 | Canon Kabushiki Kaisha | Phase-locked signal generator |
5446867, | May 29 1992 | Intel Corporation | Microprocessor PLL clock circuit with selectable delayed feedback |
5463337, | Nov 30 1993 | AGERE Systems Inc | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
5771264, | Jan 07 1997 | ALTERA CORPORATION A DELAWARE CORP | Digital delay lock loop for clock signal frequency multiplication |
5790611, | Aug 12 1994 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Method and apparatus for adjusting the phase of a digital signal |
5838179, | Feb 11 1997 | McData Services Corporation | Clock compensation circuit |
5889436, | Nov 01 1996 | National Semiconductor Corporation | Phase locked loop fractional pulse swallowing frequency synthesizer |
5974105, | Mar 13 1997 | Industrial Technology Research Institute | High frequency all digital phase-locked loop |
6100736, | Jun 05 1997 | Cirrus Logic, INC | Frequency doubler using digital delay lock loop |
6125157, | Feb 06 1997 | Rambus Incorporated | Delay-locked loop circuitry for clock delay adjustment |
6140854, | Jan 25 1999 | Freescale Semiconductor, Inc | System with DLL |
6150855, | Feb 06 1990 | Bull, S.A. | Phase-locked loop and resulting frequency multiplier |
6178123, | Apr 27 1998 | Renesas Electronics Corporation | Semiconductor device with circuit for phasing internal clock signal |
6201424, | Aug 29 1997 | Round Rock Research, LLC | Synchronous clock generator including a delay-locked loop signal loss detector |
6201448, | Dec 28 1999 | Intel Corporation | Method and apparatus to reduce clock jitter of an on-chip clock signal |
6208183, | Apr 30 1999 | ALPHA INDUSTRIES, INC ; Skyworks Solutions, Inc; WASHINGTON SUB, INC | Gated delay-locked loop for clock generation applications |
6671341, | Sep 17 1999 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Glitch-free phase switching synthesizer |
6687320, | Aug 26 1998 | VIA Technologies, Inc. | Phase lock loop (PLL) clock generator with programmable skew and frequency |
6775342, | Jun 22 1998 | Xilinx, Inc | Digital phase shifter |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 30 2001 | Cypress Semiconductor Corp. | (assignment on the face of the patent) | / | |||
Apr 30 2001 | KUHN, JAY A | Cypress Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011785 | /0658 | |
Mar 12 2015 | Cypress Semiconductor Corporation | MORGAN STANLEY SENIOR FUNDING, INC | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035240 | /0429 | |
Mar 12 2015 | Spansion LLC | MORGAN STANLEY SENIOR FUNDING, INC | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 035240 | /0429 | |
Mar 12 2015 | Cypress Semiconductor Corporation | MORGAN STANLEY SENIOR FUNDING, INC | CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTERST | 058002 | /0470 | |
Mar 12 2015 | Spansion LLC | MORGAN STANLEY SENIOR FUNDING, INC | CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTERST | 058002 | /0470 | |
Aug 11 2016 | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | Cypress Semiconductor Corporation | PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS | 039708 | /0001 | |
Aug 11 2016 | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | Spansion LLC | PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS | 039708 | /0001 | |
Aug 11 2016 | Cypress Semiconductor Corporation | MONTEREY RESEARCH, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 040911 | /0238 |
Date | Maintenance Fee Events |
Jun 22 2009 | REM: Maintenance Fee Reminder Mailed. |
Dec 11 2009 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Dec 11 2009 | M1554: Surcharge for Late Payment, Large Entity. |
Feb 13 2013 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Mar 23 2017 | ASPN: Payor Number Assigned. |
Jul 21 2017 | REM: Maintenance Fee Reminder Mailed. |
Oct 16 2017 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Oct 16 2017 | M1556: 11.5 yr surcharge- late pmt w/in 6 mo, Large Entity. |
Date | Maintenance Schedule |
Dec 13 2008 | 4 years fee payment window open |
Jun 13 2009 | 6 months grace period start (w surcharge) |
Dec 13 2009 | patent expiry (for year 4) |
Dec 13 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 13 2012 | 8 years fee payment window open |
Jun 13 2013 | 6 months grace period start (w surcharge) |
Dec 13 2013 | patent expiry (for year 8) |
Dec 13 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 13 2016 | 12 years fee payment window open |
Jun 13 2017 | 6 months grace period start (w surcharge) |
Dec 13 2017 | patent expiry (for year 12) |
Dec 13 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |