A nitride based heterojunction transistor includes a substrate and a first group iii nitride layer, such as an algan based layer, on the substrate. The first group iii-nitride based layer has an associated first strain. A second group iii-nitride based layer, such as a gan based layer, is on the first group iii-nitride based layer. The second group iii-nitride based layer has a bandgap that is less than a bandgap of the first group iii-nitride based layer and has an associated second strain. The second strain has a magnitude that is greater than a magnitude of the first strain. A third group iii-nitride based layer, such as an algan or aln layer, is on the gan layer. The third group iii-nitride based layer has a bandgap that is greater than the bandgap of the second group iii-nitride based layer and has an associated third strain. The third strain is of opposite strain type to the second strain. A source contact, a drain contact and a gate contact may be provided on the third group iii-nitride based layer. nitride based heterojunction transistors having an algan based bottom confinement layer, a gan based channel layer on the bottom confinement layer and an algan based barrier layer on the channel layer, the barrier layer having a higher concentration of aluminum than the bottom confinement layer, are also provided. Methods of fabricating such transistor are also provided.

Patent
   7030428
Priority
Dec 03 2001
Filed
Jul 19 2002
Issued
Apr 18 2006
Expiry
Dec 05 2022
Extension
139 days
Assg.orig
Entity
Large
135
86
all paid
29. A nitride based heterojunction transistor, comprising:
a substantially relaxed algan based bottom confinement layer;
a gan based channel layer on the bottom confinement layer;
an algan based barrier layer on the channel layer opposite the bottom confinement layer, the barrier layer having a higher concentration of aluminum than the bottom confinement layer; and
a gan based contact layer on the barrier layer.
34. A nitride based heterojunction transistor, comprising:
a substantially relaxed algan based bottom confinement layer;
a gan based channel layer on the bottom confinement layer;
an algan based barrier layer on the channel layer opposite the bottom confinement layer, the barrier layer having a higher concentration of aluminum than the bottom confinement layer; and
wherein the bottom confinement layer is a graded algan based layer.
33. A nitride based heterojunction transistor, comprising:
a substantially relaxed algan based bottom confinement layer on a silicon carbide substrate;
a gan based channel layer on the bottom confinement layer;
an algan based barrier layer on the channel layer opposite the bottom confinement layer, the barrier layer having a higher concentration of aluminum than the bottom confinement layer; and
an aln buffer layer between the silicon carbide substrate and the bottom confinement layer.
37. A nitride based heterojunction transistor, comprising:
an algan based bottom confinement layer;
a gan based channel layer on the bottom confinement layer;
an algan based barrier layer on the channel layer opposite the bottom confinement layer, the barrier layer having a higher concentration of aluminum than the bottom confinement layer; and
a gan based contact layer on the barrier layer, further comprising an aln based layer on the gan based layer and disposed between the gan based channel layer and the algan based barrier layer.
22. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
wherein the first algan based layer is an alingan layer.
20. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
wherein the first algan based layer is a graded algan based layer.
16. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
a buffer layer between the substrate and the first algan based layer.
18. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
wherein the gan based layer is directly on the first algan based layer.
27. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
wherein the gan based layer has a thickness of greater than about 500 Å.
24. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
wherein the second algan based layer has an aluminum percentage of greater than about 20%.
3. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
an aln layer on the gan based layer and disposed between the gan based layer and the second algan based layer.
4. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
wherein the first algan based layer comprises a short period super-lattice of aln based layers and gan based layers.
1. A nitride based heterojunction transistor structure, comprising:
a substrate;
a first algan based layer on the substrate, the first algan based layer having a first strain associated therewith;
a gan based layer on the first algan based layer, the gan based layer having a bandgap that is less than a bandgap of the first algan based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain; and
a second algan based layer on the gan layer opposite the first algan based layer, the second algan based layer having a bandgap that is greater than the bandgap of the gan based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain, wherein the second algan based layer has a thickness and aluminum concentration large enough to induce formation of a 2D electron gas at the interface with the gan based layer, but less than a thickness at which cracking or defect formation occurs.
41. A group iii-nitride based heterojunction transistor structure, comprising:
a substrate;
a first group iii-nitride based layer on the substrate, the first group iii-nitride based layer having a first strain associated therewith;
a second group iii-nitride based layer on the first group iii-nitride based layer, the second group iii-nitride based layer having a bandgap that is less than a bandgap of the first group iii-nitride based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain;
a third group iii-nitride based layer on the second group iii-nitride based layer opposite the first group iii-nitride based layer, the third group iii-nitride based layer having a bandgap that is greater than the bandgap of the second group iii-nitride based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain; and
wherein the third group iii-nitride based layer comprises an aln layer.
38. A group iii-nitride based heterojunction transistor structure, comprising:
a substrate;
a first group iii-nitride based layer on the substrate, the first group iii-nitride based layer having a first strain associated therewith;
a second group iii-nitride based layer on the first group iii-nitride based layer, the second group iii-nitride based layer having a bandgap that is less than a bandgap of the first group iii-nitride based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain; and
a third group iii-nitride based layer on the second group iii-nitride based layer opposite the first group iii-nitride based layer, the third group iii-nitride based layer having a bandgap that is greater than the bandgap of the second group iii-nitride based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain and wherein the third group iii-nitride based layer is configured to induce formation of a 2D electron gas at the interface with the second group iii-nitride based layer, but has a thickness less than a thickness at which cracking or defect formation occurs.
2. The nitride based heterojunction transistor structure according to claim 1, further comprising a source contact, a drain contact and a gate contact on the second algan based layer.
5. The nitride based heterojunction transistor structure of claim 4, wherein the aln based layers and the gan based layers of the short period super-lattice comprise aln layers and gan layers respectively.
6. The nitride based heterojunction transistor structure of claim 1, wherein the second algan based layer comprises an AlxGa1-xN layer, where 0<x≦1.
7. The nitride based heterojunction transistor structure of claim 1, wherein the first algan based layer comprises a bottom confinement layer, the gan layer comprises a channel layer and the second algan based layer comprises a barrier layer.
8. The nitride based heterojunction transistor structure of claim 7, wherein the bottom confinement layer has a first aluminum concentration and the barrier layer has a second aluminum concentration different from the first aluminum concentration.
9. The nitride based heterojunction transistor structure of claim 8, wherein the second aluminum concentration is greater than the first aluminum concentration.
10. The nitride based heterojunction transistor structure of claim 1, wherein the second algan layer has a thickness of at least about 10 nm.
11. The nitride based heterojunction transistor structure of claim 1, wherein a total strain energy in the first algan based layer, the gan based layer and the second algan based layer is about zero.
12. The nitride based heterojunction transistor structure of claim 11, wherein the total strain energy comprises a weighted sum of strains of layers of the heterojunction transistor.
13. The nitride based heterojunction transistor structure of claim 1, wherein a total strain energy in the first algan based layer, the gan based layer and the second algan based layer at room temperature is approximately zero.
14. The nitride based heterojunction transistor structure of claim 13, wherein a magnitude of the total strain energy is greater than approximately zero at a growth temperature.
15. The nitride based heterojunction transistor structure of claim 1, wherein the first algan based layer, the gan layer and the second algan based layer are coherently strained such that all have the same strained in-plane lattice constant.
17. The nitride based heterojunction transistor structure of claim 16, wherein the buffer layer comprises an aln layer.
19. The nitride based heterojunction transistor structure of claim 18, wherein the second algan based layer is directly on the gan based layer.
21. The nitride based heterojunction transistor structure of claim 1, wherein the first algan based layer is an algan layer.
23. The nitride based heterojunction transistor structure of claim 1, wherein the first algan based layer has an aluminum percentage of greater than about 10%.
25. The nitride based heterojunction transistor structure of claim 1, wherein the first algan based layer has thickness of at least about 1000 nm.
26. The nitride based heterojunction transistor structure of claim 1, wherein the gan based layer has a thickness of from about 30 Å to about 300 Å.
28. The nitride based heterojunction transistor structure of claim 1, wherein the substrate comprises a silicon carbide substrate.
30. The nitride based heterojunction transistor of claim 29, wherein the channel layer has a thickness of from about 30 Å to about 300 Å.
31. The nitride based heterojunction transistor of claim 29, wherein the barrier layer has a thickness of at least about 10 nm.
32. The nitride based heterojunction transistor of claim 29, wherein the bottom confinement layer is on a silicon carbide substrate.
35. The nitride based heterojunction transistor of claim 29, wherein the bottom confinement layer has an aluminum concentration of greater than about 10%.
36. The nitride based heterojunction transistor of claim 29, wherein the barrier layer has an aluminum concentration of greater than about 20%.
39. The group iii nitride based heterojunction transistor structure according to claim 38, wherein the first group iii-nitride based layer comprises an AlxGa1-xN layer, where 0<x<1.
40. The group iii nitride based heterojunction transistor structure according to claim 39, wherein the second group iii-nitride based layer comprise a gan layer.

The present application is related to and claims priority from U.S. Provisional Application Ser. No. 60/337,687, filed Dec. 3, 2001 and entitled “Strain Balanced Nitride Heterojunction Transistor” the disclosure of which is incorporated herein as if set forth fully herein.

The present invention relates to high frequency transistors and in particular relates to a high electron mobility transistor (HEMT) that incorporates nitride-based active layers.

The present invention relates to transistors formed of semiconductor materials that can make them suitable for high power, high temperature, and/or high frequency applications. Materials such as silicon (Si) and gallium arsenide (GaAs) have found wide application in semiconductor devices for lower power and (in the case of Si) lower frequency applications. These, more familiar, semiconductor materials may not be well suited for higher power and/or high frequency applications, however, because of their relatively small bandgaps (e.g., 1.12 eV for Si and 1.42 for GaAs at room temperature) and/or relatively small breakdown voltages.

In light of the difficulties presented by Si and GaAs, interest in high power, high temperature and/or high frequency applications and devices has turned to wide bandgap semiconductor materials such as silicon carbide (2.996 eV for alpha SiC at room temperature) and the Group III nitrides (e.g., 3.36 eV for GaN at room temperature). These materials, typically, have higher electric field breakdown strengths and higher electron saturation velocities as compared to gallium arsenide and silicon.

A device of particular interest for high power and/or high frequency applications is the high electron mobility transistor (HEMT), which is also known as a modulation doped field effect transistor (MODFET). These devices may offer operational advantages under a number of circumstances because a two-dimensional electron gas (2DEG) is formed at the heterojunction of two semiconductor materials with different bandgap energies, and where the smaller bandgap material has a higher electron affinity. The 2DEG is an accumulation layer in the undoped, smaller bandgap material and can contain a very high sheet electron concentration in excess of, for example, 1013 carriers/cm2. Additionally, electrons that originate in the wider-bandgap semiconductor transfer to the 2DEG, allowing a high electron mobility due to reduced ionized impurity scattering.

This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a strong performance advantage over metal-semiconductor field effect transistors (MESFETs) for high-frequency applications.

High electron mobility transistors fabricated in the gallium nitride/aluminum gallium nitride (GaN/AlGaN) material system have the potential to generate large amounts of RF power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity. A major portion of the electrons in the 2DEG is attributed to polarization in the AlGaN.

HEMTs in the GaN/AlGaN system have already been demonstrated. U.S. Pat. Nos. 5,192,987 and 5,296,395 describe AlGaN/GaN HEMT structures and methods of manufacture. U.S. Pat. No. 6,316,793, to Sheppard et al., which is commonly assigned and is incorporated herein by reference, describes a HEMT device having a semi-insulating silicon carbide substrate, an aluminum nitride buffer layer on the substrate, an insulating gallium nitride layer on the buffer layer, an aluminum gallium nitride barrier layer on the gallium nitride layer, and a passivation layer on the aluminum gallium nitride active structure.

One limiting factor in the design of nitride-based HEMTs may be the aluminum concentration and thickness of the AlGaN barrier layer. In order to increase or maximize carrier concentration in the channel layer, it is desirable to have a relatively thick AlGaN barrier layer having a relatively high aluminum content. As described above, the AlGaN barrier layer is the source of carriers in the two dimensional electron gas. Accordingly a thicker barrier layer can supply more carriers to the channel. In addition, thicker AlGaN layers with higher aluminum compositions arc capable of producing larger piezoelectric fields and more spontaneous charge, that contribute to the formation of the two dimensional electron gas with high carrier concentration. However, thick AlGaN layers with high aluminum content tend to crack either during growth or after cooling, which destroys the device.

Embodiments of the present invention provide a nitride based heterojunction transistor including a substrate and a first AlGaN based layer on the substrate. The first AlGaN based layer has an associated first strain energy. A GaN based layer is on the first AlGaN based layer. The GaN based layer has a bandgap that is less than a bandgap of the first AlGaN based layer and has an associated second strain energy. The second strain energy has a magnitude that is greater than a magnitude of the first strain energy. A second AlGaN based layer is on the GaN layer. The second AlGaN based layer has a bandgap that is greater than the bandgap of the GaN based layer and has an associated third strain energy. The third strain energy is of opposite strain type to the second strain energy. A source contact, a drain contact and a gate contact may also be provided on the second AlGaN based layer.

In additional embodiments of the present invention, an AlN layer is provided on the GaN based layer and disposed between the GaN based layer and the second AlGaN based layer. In certain embodiments, the first AlGaN based layer is a short period super-lattice of AlN based layers and GaN based layers. In such embodiments, the AlN based layers and the GaN based layers of the short period super-lattice may be AlN layers and GaN layers respectively. The second AlGaN based layer may also be an AlxGa1-xN layer, where 0<x≦1.

In further embodiments of the present invention, the first AlGaN based layer is a bottom confinement layer, the GaN layer is a channel layer and the second AlGaN based layer is a barrier layer. In further embodiments, the bottom confinement layer has a first aluminum concentration and the barrier layer has a second aluminum concentration different from the first aluminum concentration. The second aluminum concentration may be greater than the first aluminum concentration.

In additional embodiments of the present invention, the second AlGaN based layer has a thickness and aluminum concentration large enough to induce formation of a 2D electron gas at the interface with the GaN based layer, but less than a thickness at which cracking or defect formation occurs. In particular embodiments of the present invention, the second AlGaN layer has a thickness of at least about 10 nm.

In other embodiments of the present invention, the total strain energy in the first AlGaN based layer, the GaN based layer and the second AlGaN based layer at a growth temperature is approximately zero.

In still further embodiments of the present invention, the first AlGaN based layer, the GaN layer and the second AlGaN based layer are substantially coherently strained in the “a” crystal lattice direction.

In additional embodiments of the present invention, a buffer layer is provided between the substrate and the first AlGaN based layer. The buffer layer may be an AlN layer.

In other embodiments of the present invention, the GaN based layer is directly on the first AlGaN based layer. The second AlGaN based layer may also be directly on the GaN based layer. The first AlGaN based layer may be a graded AlGaN based layer. The first AlGaN based layer may also be an AlGaN layer. Alternatively, the first AlGaN based layer may be an AlInGaN layer.

In certain embodiments of the present invention, the first AlGaN based layer has an aluminum percentage of greater than about 10%. The second AlGaN based layer may also have an aluminum percentage of greater than about 20%. The first AlGaN based layer may have a thickness of at least about 1000 nm. The GaN based layer may have a thickness of from about 30 Å to about 300 Å. Alternatively, the GaN based layer may have a thickness of greater than about 500 Å. Furthermore, in certain embodiments, the substrate may be a silicon carbide substrate, a sapphire substrate, an AlN substrate and/or a silicon substrate.

In further embodiments of the present invention, a method of fabricating a nitride based heterojunction transistor is provided by forming a substantially unstrained AlGaN based layer on a substrate, forming a compressive strained GaN based layer on the substantially unstrained AlGaN based layer and forming a tensile strained AlGaN based layer on the compressive strained GaN based layer. The tensile strained AlGaN based layer may be formed having a predefined tensile strain on the compressive strained GaN based layer. The predefined tensile strain may provide a tensile strain such that a total strain energy of the compressive strained GaN based layer and the tensile strained AlGaN based layer is about zero. The predefined tensile strain may be provided by adjusting the thickness of the tensile strained AlGaN based layer, a composition of the substantially unstrained AlGaN based layer and/or an aluminum concentration in the tensile strained AlGaN based layer to provide the predefined tensile strain.

In additional embodiments of the present invention, the substantially unstrained AlGaN based layer is formed by forming three dimensional islands of AlGaN based material on the substrate and growing the AlGaN based material so that the AlGaN based material coalesces between the three dimensional islands to provide the substantially unstrained AlGaN based layer. The substantially unstrained AlGaN based layer may be a substantially unstrained AlGaN layer. Alternatively, the substantially unstrained AlGaN based layer may be a substantially unstrained AlInGaN layer. The tensile strained AlGaN based layer may be a tensile strained AlGaN layer. Alternatively, the tensile strained AlGaN based layer may be a tensile strained AlInGaN layer. Furthermore, the tensile strained AlGaN based layer may have a thickness of at least 10 nm. The compressive strained GaN based layer may have a thickness of from about 30 Å to about 300 Å. Alternatively, the compressive strained GaN based layer may have a thickness of greater than about 500 Å.

In still further embodiments of the present invention, the substantially unstrained AlGaN based layer is formed by forming a substantially unstrained AlGaN based layer having a first aluminum concentration and the tensile strained AlGaN based layer is formed by forming a tensile strained AlGaN based layer having a second aluminum concentration different from the first aluminum concentration. In particular embodiments, the second aluminum concentration is greater than the first aluminum concentration. Furthermore, the tensile strained AlGaN based layer may be provided by forming a tensile strained AlGaN based layer having a thickness and aluminum concentration large enough to induce formation of a 2D electron gas at the interface with the compressive strained GaN based layer, but less than a thickness at which cracking or defect formation occurs.

In additional embodiments of the present invention, a nitride based heterojunction transistor includes an AlGaN based bottom confinement layer, a GaN based channel layer on the bottom confinement layer and an AlGaN based barrier layer on the channel layer. The barrier layer has a higher concentration of aluminum than the bottom confinement layer. The channel layer may have a thickness of from about 30 Å to about 300 Å. The barrier layer may have a thickness of at least about 10 nm. The bottom confinement layer may be provided, for example, on a silicon carbide substrate, a sapphire substrate, an AlN substrate and/or a silicon substrate. An AlN buffer layer between the silicon carbide substrate and the bottom confinement layer may also be provided. The bottom confinement layer may also be a graded AlGaN based layer. A GaN based contact layer may be provided on the barrier layer. The bottom confinement layer and the barrier layer may each have an aluminum concentration of greater than about 10%. Methods of fabricating such transistors are also provided.

In still further embodiments of the present invention, a Group III-nitride based heterojunction transistor structure is provided having a substrate and a first Group III-nitride based layer on the substrate, the first Group III-nitride based layer having a first strain associated therewith. A second Group III-nitride based layer is on the first Group III-nitride based layer. The second Group III-nitride based layer has a bandgap that is less than a bandgap of the first Group III-nitride based layer and has a second strain associated therewith. The second strain has a magnitude that is greater than a magnitude of the first strain. A third Group III-nitride based layer is on the second Group III-nitride based layer opposite the first Group III-nitride based layer. The third Group III-nitride based layer has a bandgap that is greater than the bandgap of the second Group III-nitride based layer and has a third strain associated therewith, the third strain being of opposite strain type to the second strain. In additional embodiments of the present invention, the first Group III-nitride based layer is an AlxGa1-xN layer, where 0<x≦1. The second Group III-nitride based layer may be a GaN layer. The third Group III-nitride base layer may be an AlN layer. Methods of fabricating such transistors are also provided.

FIG. 1 is a schematic drawing showing a transistor according to embodiments of the present invention.

FIG. 2 is a diagram of the band energy of an embodiment of the present invention.

FIG. 3 is a diagram of a prior art HEMT structure.

FIG. 4 is a schematic drawing showing a transistor according to further embodiments of the present invention.

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout. Furthermore, the various layers and regions illustrated in the figures are illustrated schematically. Accordingly, the present invention is not limited to the relative size and spacing illustrated in the accompanying figures. As will also be appreciated by those of skill in the art, references herein to a layer formed “on” a substrate or other layer may refer to the layer formed directly on the substrate or other layer or on an intervening layer or layers formed on the substrate or other layer.

Embodiments of the present invention are schematically illustrated as a high electron mobility transistor (HEMT) 10 in the cross-sectional view of FIG. 1. The transistor 10 includes a semi-insulating silicon carbide (SiC) substrate 12 that may be, for example, 4H polytype of silicon carbide. Other silicon carbide candidate polytypes include the 3C, 6H, and 15R polytypes. The term “semi-insulating” is used descriptively rather than in an absolute sense. In particular embodiments of the present invention, the silicon carbide bulk crystal has a resistivity equal to or higher than about 1×105 Ω-cm at room temperature.

An optional aluminum nitride buffer layer 14 is on the substrate 12 and provides an appropriate crystal structure transition between the silicon carbide substrate and the remainder of the device. Silicon carbide has a much closer crystal lattice match to Group III nitrides than does sapphire (Al2O3), which is a very common substrate material for Group III nitride devices. The closer lattice match may result in Group III nitride films of higher quality than those generally available on sapphire. Silicon carbide also has a very high thermal conductivity so that the total output power of Group III nitride devices on silicon carbide is, typically, not as limited by thermal dissipation of the substrate as in the case of the same devices formed on sapphire. Also, the availability of semi-insulating silicon carbide substrates may provide for device isolation and reduced parasitic capacitance.

Although silicon carbide is the preferred substrate material, embodiments of the present invention may utilize any suitable substrate, such as sapphire, aluminum nitride, aluminum gallium nitride, gallium nitride, silicon, GaAs, LGO, ZnO, LAO, InP and the like. In some embodiments, an appropriate buffer layer also may be formed.

As used herein, the term “Group III nitride” refers to those semiconducting compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In). The term also refers to ternary and quaternary compounds such as AlGaN and AlInGaN. As is well understood by those in this art, the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AlGaN, AlInN), and quaternary (e.g., AlInGaN) compounds. These compounds all have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as AlxGa1-xN where 0≦x≦1 are often used to describe them.

Appropriate SiC substrates are manufactured by, for example, Cree, Inc., of Durham, N.C., the assignee of the present invention, and the methods for producing are described, for example, U.S. Pat. Nos. Re. 34,861; 4,946,547; 5,200,022; and 6,218,680, the contents of which are incorporated herein by reference in their entirety. Similarly, techniques for epitaxial growth of Group III nitrides have been described in, for example, U.S. Pat. Nos. 5,210,051; 5,393,993; 5,523,589; and 5,592,501, the contents of which are also incorporated herein by reference in their entirety. Suitable structures for GaN-based HEMTs are described, for example, in commonly assigned U.S. Pat. No. 6,316,793 and U.S. application Ser. No. 09/904,333 filed Jul. 12, 2001 for “ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME,” U.S. provisional application Ser. No. 60/290,195 filed May 11,2001 for “GROUP III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER” and U.S. patent application Ser. No. 10/102,272, to Smorchkova et al., entitled “GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER” the disclosures of which are hereby incorporated herein by reference in their entirety.

Returning to FIG. 1, the transistor 10 includes a bottom confinement layer 16 and a channel layer 18. The bottom confinement layer 16 has a bandgap larger than that of channel layer 18. In certain embodiments of the present invention, the bottom confinement layer 16 has a substantially lower strain energy than that of the channel layer 18 and may be substantially relaxed (i.e. substantially unstrained). For example, the bottom confinement layer may have a strain that is about 0 or may have a strain that is from about 0 to about 100% the strain of the channel layer 18. In certain embodiments of the present invention, the bottom confinement layer 16 has a stress of less than about 1 GPa. In some embodiments of the present invention, the bottom confinement layer 16 may comprise a Group III-nitride, such as AlGaN or AlInGaN and the AlGaN and AlInGaN may be substantially free of dopants, such as Si and Mg. The bottom confinement layer 16 may be at least about 1000 nm thick, but is not so thick as to cause cracking or defect formation therein. The bottom confinement layer 16 may be semi-insulating. In certain embodiments, the bottom confinement layer 16 is AlGaN with a substantially uniform aluminum concentration between about 1% and 100%, and preferably greater than 10%. Alternatively, the bottom confinement layer 16 may be graded with an increasing, decreasing and/or increasing and decreasing aluminum concentration to better match the lattice constant of the channel layer 18. The bottom confinement layer 16 may also be a short period super-lattice of alternating layers of AlN and GaN. The term AlGaN based layer may also refer to a super-lattice of AlN and GaN and/or AlGaN and AlN and/or GaN.

The bottom confinement layer 16 may be fabricated as a substantially relaxed layer by forming three dimensional islands on the substrate 12 or the buffer layer 14 and growing the bottom confinement layer 16 such that the AlGaN based material coalesces between the islands. Such growth can provide an AlGaN based layer that is substantially relaxed and does not take on the lattice constant of the underlying substrate. Formation of larger islands may be beneficial in reducing tensile strain.

For example, in certain embodiments of the present invention a semi-insulating AlN layer is deposited at high temperature (>1000° C.) on a semi-insulating SiC substrate as a nucleation/buffer layer. Next, a semi-insulating AlxGa1-xN layer (x˜0.1–0.2) is deposited at high temperature (>1000° C.) on the AlN layer. The growth conditions (such as temperature, pressure, V/III ratio, growth rate, thickness, etc.) are adjusted to ensure that the AlGaN is not coherently strained to the AlN layer. Preferably, the AlGaN will initially begin growth in a three-dimensional mode with a relatively low density of nuclei (<109 cm−2). As would be appreciated by those of skill in the art in light of the present disclosure, the detailed growth conditions may differ depending on reactor geometry and, therefore, may be adjusted accordingly to achieve AlGaN with these properties.

In further embodiments, the AlxGa1-xN layer is graded with composition x decreasing during the growth. Furthermore, the layers may be grown as described above, but without the AlN layer, such that the AlGaN is grown directly on the SiC substrate in a substantially relaxed manner as described above.

In addition to the optional buffer layer 14, the bottom confinement layer 16 may be formed on or above one or more optional intervening layers (not shown). If such is the case, the strain energy that such intervening layers impart to the overall structure should be taken into account as described below.

In some embodiments of the present invention, the channel layer 18 is a Group III-nitride, such as AlxGa1-xN where 0≦x<1, provided that the bandgap of the channel layer 18 is less than the bandgap of the bottom confinement layer 16. In certain embodiments of the present invention, x=0, indicating that the channel layer 18 is GaN. The channel layer 18 may be undoped and may be grown to a thickness of between about 30 and about 300 Å. Thus, the channel layer 18 may be thinner than those in conventional GaN HEMT devices, which are typically greater than 500 Å in thickness. Because of the confinement provided by the bottom confinement layer 16, there may be less “tailing” of carriers into the GaN layer. Thus, the resulting devices may exhibit more linearity than devices found in the prior art. Alternatively, if strain control is a consideration and additional confinement is less of a consideration, the GaN channel layer 18 may be grown thicker than 500 Å and the aluminum percentage in the bottom confinement layer 16 may be reduced.

Furthermore, the interface between the bottom confinement layer 16 and the channel layer 18 may be doped n-type. For example, the portion of the bottom confinement layer 16 adjacent the channel layer may be doped to about 3×1012 cm−2. Such a doping at the interface may counteract the positive charge at the interface. The channel layer 18, or portions thereof adjacent the bottom confinement layer 16, may also be doped n-type.

A barrier layer 20 is provided on the channel layer 18. Like the bottom confinement layer 16, the barrier layer 20 may be a Group III-nitride and has a bandgap larger than that of the channel layer 18 and may be tensile strained as described below. Accordingly, the barrier layer 20 may be AlGaN, AlInGaN and/or AlN. The barrier layer 20 may be at least about 10 nm thick, but is not so thick as to cause cracking or defect formation therein. Preferably, the barrier layer 20 is undoped or doped with a concentration less than about 1019 cm−3. In some embodiments of the present invention, the barrier layer 20 is AlxGa1-xN where 0<x≦1. In certain embodiments of the present invention, the barrier layer 20 comprises AlGaN with an aluminum concentration of between about 5% and about 100%. In specific embodiments of the present invention, the aluminum concentration is greater than about 10%. Furthermore, the aluminum concentration in the barrier layer 20 may be greater than the aluminum concentration in the bottom confinement layer 16.

The barrier layer may also be provided with multiple layers as described in U.S. patent application Ser. No. 10/102,272, to Smorchkova et al., entitled “GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER” the disclosure of which is incorporated herein by reference as if set forth fully herein. Thus, embodiments of the present invention should not be construed as limiting the barrier layer to a single layer but may include, for example, barrier layers having combinations of GaN, AlGaN and/or AlN layers. For example, a GaN, AlN structure may be utilized to reduce or prevent contamination of the GaN layers by contact material that may result in alloy scattering. An example of a structure according to further embodiments of the present invention is illustrated in FIG. 4, where an AlN nitride barrier layer 20′ is provided on the GaN based layer 18 and an AlxGa1-xN layer 22, where 0≦x≦1, is provided on the AlN barrier layer 20′. Thus, the AlN barrier layer 20′ is provided on the GaN based layer 18 and disposed between the GaN based layer 18 and the AlGaN based layer 22.

An optional GaN contact layer or cap layer (not shown) may be provided on the barrier layer 20 to facilitate the formation of contacts of the transistor 10. An example of such a cap layer is disclosed in U.S. application Ser. No. 09/904,333 filed Jul. 12, 2001 for “ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME,” which is referenced above. In addition, there may be a compositionally graded transition layer (not shown) between the barrier layer 20 and the contact or cap layer. The source contact 35, the drain contact 37 and the gate contact 36 may be fabricated as described in U.S. Pat. No. 6,316,793.

FIG. 2 illustrates the conduction band Ec in the transistor 10 versus height (x). Because of the presence of aluminum in the crystal lattice, AlGaN has a wider bandgap than GaN. Thus, the interface between the channel layer 18 and the barrier layer 20 forms a heterostructure in which the conduction and valence bands Ec and Ev in the barrier layer 20 are offset. Charge is induced due to the piezoelectric effect and spontaneous doping. The conduction band Ec dips below the Fermi level Ef in the area of the channel layer 18 that is immediately adjacent to the barrier layer 20. Consequently, a two dimensional electron gas (2DEG) sheet charge region 15 is induced at the heterojunction between the channel layer 16 and the barrier layer 20, while layer 20 is depleted of mobile carriers due to the shape of the conduction band. However, because of the bandgap lineup and arrangement of piezoelectric charge, a similar sheet charge region is not induced at the interface between the channel layer 18 and the bottom confinement layer 16. Instead, the bottom confinement layer 16 acts to confine mobile carriers in the channel layer 18, thereby increasing the carrier concentration in the channel layer 18. Furthermore, by doping a portion of the bottom confinement layer 16 and/or the channel layer 18, charge at the interface between the bottom confinement layer 16 and the channel layer 18 may be reduced, thereby reducing or eliminating a 2DHG (2D hole gas) region that may form at the interface between the bottom confinement layer 16 and the channel layer 18.

Electrons in the 2DEG sheet charge region 15 demonstrate high carrier mobility. The conductivity of this region is modulated by applying a voltage to the gate electrode 36. When a reverse voltage is applied, the conduction band in the vicinity of conduction layer 15 is elevated above the Fermi level, and a portion of the conduction layer 15 is depleted of carriers, thereby preventing the flow of current from the source 35 to the drain 37.

As discussed above, one shortcoming with conventional HEMT strictures is cracking in the AlGaN barrier layer when the layer is grown above a certain critical thickness (which, typically, depends on device geometry, layer structure, growth conditions and other factors). It is desirable to have a thick, high Al-composition AlGaN barrier to increase or maximize carrier density in the 2DEG region 15. One cause of cracking in the barrier layer is accumulated strain energy in the structure. Accordingly, embodiments of the present invention may reduce the overall strain energy in the device by balancing the strain energy components contributed by various layers in the device.

In semiconductor crystal structures, typically, strain effects are present if two different materials are adjacent to one another. As a result, the preferred thickness for an epitaxial layer is a thickness that is appropriate for the other performance parameters of the device, but less than a critical thickness. The critical thickness is, typically, the maximum thickness that the layer can be grown in strained fashion before dislocations or cracks begin to propagate.

The strain (“ε”) between two layers is often expressed as the difference in the crystal lattice parameters between the two layers (Δa) divided by the lattice parameter of one of the layers. The higher this strain value, the thinner the layer that can be grown between the two materials. Furthermore, in a multilayer structure such as illustrated in FIG. 1, the overall strain energy (“Σ”) is a function or summation of the individual layer strains, and is referred to as the “effective strain.” The overall strain energy or total strain energy may be a linear combination of the strain values or may be a weighted combination of strain energies. For example, the total strain energy may be a weighted sum of the squares of the strain values. Thus, the total strain energy may be proportional to

i t i ɛ i 2
where ti is the thickness of a layer i.

Strain is generally described as being one of two modes, namely tensile or compressive. Compressive strain of a crystal lattice indicates that the crystal lattice is being compressed into a smaller than usual space, while tensile strain indicates that the crystal lattice is being stretched into a larger than usual space. A crystal lattice can withstand only a certain amount of strain, either compressive or tensile, before the lattice bonds begin to fail and cracks appear in the crystal.

In some embodiments of the present invention, the bottom confinement layer 16 acts as a relaxed or nearly relaxed template to define the strain contributed to the device by the channel layer 18 and barrier layer 20. Stated differently, the bottom confinement layer 16 is nearly relaxed; thus, the subsequent epitaxial layers of the transistor 10 inherit the lattice constant of bottom confinement layer 16, and are, therefore, “pseudomoiphically strained” to the extent their lattice constant differs from that of the bottom confinement layer 16. The channel layer 18 is compressively strained, while the barrier layer 20 is tensile strained, which tends to balance the average or effective strain in the device.

Furthermore, the specific tensile strain and/or compressive strain of the barrier layer 20 and the channel layer 18 may be controlled by, for example, controlling the aluminum concentration in the respective layers.

As described above, the lattice constants of the bottom confinement layer 16, the channel layer 18 and the barrier layer 20 are substantially the same in the “a” direction (i.e. horizontally across the page in FIG. 1). However, in the “c” direction (i.e. vertically or the thickness or growth direction) the lattice constants differ. Thus, strain is induced into the channel layer 18 and the barrier layer 20. In particular, the unstrained “a” lattice constant of the channel layer 18 is larger than that of the bottom confinement layer 16 and thus, compressive strain is induced in the channel layer 18 as the channel layer 18 attempts to conform to the smaller lattice constant bottom confinement layer 16 on which it is grown. Similarly, the unstrained “a” lattice constant of the channel layer 18 is also larger than that of the barrier layer 20 and thus, tensile strain is induced in the barrier layer 20 as the barrier layer 20 attempts to conform to the larger lattice constant channel layer 18 on which it is grown. While the embodiments illustrated in FIG. 1 are described with regard to particular directions of growth, the present invention should not be construed as limited to such embodiments but may be applied to layers that are coherently strained such that all have the same strained in-plane lattice constant.

In certain embodiments of the present invention, the total strain energy of the transistor 10 is approximately equal to zero. As described above, the total strain energy may be weight average, a non-weighted average, a sum of squares or other such combination of strain energies. Furthermore, the total strain energy may be determined at room temperature. In some embodiments, a non-zero magnitude total strain energy may be provided at a growth temperature such that the total strain energy at room temperature is about zero. Thus, the barrier layer 20 can be grown to a greater thickness than would otherwise be possible for a given amount of strain. As used herein, in some embodiments, the term “approximately zero” total strain energy means a total strain energy of less than a corresponding two layer structure with a lattice mismatch of about 0.1% while in other embodiments, “approximately zero” may mean an total strain energy of less than a corresponding two layer structure with a lattice mismatch of about 1%.

In particular embodiments of the present invention, the bottom confinement layer 16 may be AlxGa1-xN, the channel layer 18 may be a GaN layer with a thickness of tGaN and the barrier layer 20 may be AlyGa1-yN having a thickness of ty. In such embodiments, the values of x, y and the thicknesses tGaN and ty may satisfy the equation for linear weighting of strains:

x yt v t v + t GaN = y 1 + t GaN t v ; or
for weighting of the squares of strains:

x y 1 + t GaN t y .
Thus, for example, in such embodiments, if the barrier layer 20 and the channel layer 18 have the same thickness then x may be about ½ y.

For example, two SiC wafers were used to grow two different bottom layers, one of the present invention containing an AlxGa1-xN layer (x˜0.1–0.2) and the other using a conventional GaN layer. Upon both of these layers a GaN layer was deposited followed by a high aluminum AlxGa1-xN layer (x>0.4) with a thickness of 25 nm. For the layers grown on GaN layers, the AlGaN was cracked with a crack spacing on the order of only˜1 μm preventing any measurement of sheet resistivity. For the layers grown on AlGaN, the AlGaN layer was not cracked, and the sheet resistivity was only 300 Ω/□. This illustrates that the tensile stress in the top AlGaN layer can be effectively reduced to prevent cracking.

In contrast to certain embodiments of the present invention, prior art HEMT structures incorporate a thick relaxed GaN layer as the bottom layer of the device, which then acts as the lattice template for the remaining layers of the device. In such devices, growing a thick, high aluminum percentage AlGaN barrier layer tends to impart too much strain energy to the structure, which can ultimately cause unwanted cracking to occur. An example of a prior art HEMT structure 40 is illustrated in FIG. 3. HEMT structure 40 includes a substrate 42, a buffer layer 44, a GaN channel layer 46 and an AlGaN barrier layer 48 to which source, drain and gate contacts are made. Because the GaN channel layer 46 serves as the lattice template, the AlGaN barrier layer 48 is tensile strained. As the AlGaN barrier layer 48 is made thicker or the aluminum percentage is increased, the strain energy imparted to the device by the AlGaN barrier layer 48 tends to increase, which can cause cracking as discussed above. Therefore, the thickness of the AlGaN barrier layer 48 may be limited, which in turn limits the achievable carrier density in the channel of the transistor 40.

Returning to the discussion of the transistor 10 of FIG. 1, through the use of strain control techniques according to some embodiments of the present invention, the transistor 10 is designed such that, as the layers of the device are being epitaxially deposited, the total strain energy in the structure at no time exceeds a critical level that would cause cracking in the crystal structure. Thus, the strain in the GaN based channel layer 18 is of opposite type to that of the strain in the AlGaN based barrier layer 20 such that the strains substantially offset each other and provide a substantially strain balanced device, thus keeping the strain below a critical threshold where damage occurs to the device. The resulting total strain energy of the device may be compressive or tensile.

In the drawings and specification, there have been disclosed typical embodiments of the invention, and, although specific terms have been employed, they have been used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Saxler, Adam William

Patent Priority Assignee Title
10043896, Jul 19 2013 TRANSPHORM TECHNOLOGY, INC III-Nitride transistor including a III-N depleting layer
10043898, Mar 13 2013 TRANSPHORM TECHNOLOGY, INC Enhancement-mode III-nitride devices
10062565, Nov 16 2010 Rohm Co., Ltd. Nitride semiconductor element and nitride semiconductor package
10199217, Dec 10 2009 TRANSPHORM TECHNOLOGY, INC Methods of forming reverse side engineered III-nitride devices
10217897, Oct 06 2017 Wisconsin Alumni Research Foundation Aluminum nitride-aluminum oxide layers for enhancing the efficiency of group III-nitride light-emitting devices
10224401, May 31 2016 TRANSPHORM TECHNOLOGY, INC III-nitride devices including a graded depleting layer
10229977, Sep 19 2016 Nichia Corporation Nitrogen-containing semiconductor device
10347790, Mar 24 2017 Wisconsin Alumni Research Foundation Group III-V nitride-based light emitting devices having multilayered P-type contacts
10497817, Jul 09 2018 Wisconsin Alumni Research Foundation P-n diodes and p-n-p heterojunction bipolar transistors with diamond collectors and current tunneling layers
10535763, Mar 13 2013 TRANSPHORM TECHNOLOGY, INC Enhancement-mode III-nitride devices
10629681, May 31 2016 TRANSPHORM TECHNOLOGY, INC III-nitride devices including a graded depleting layer
10868135, Nov 29 2011 Taiwan Semiconductor Manufacturing Company, Ltd. High electron mobility transistor structure
10971612, Jun 13 2019 Macom Technology Solutions Holdings, Inc High electron mobility transistors and power amplifiers including said transistors having improved performance and reliability
11121216, May 31 2016 Transphorm Technology, Inc. III-nitride devices including a graded depleting layer
11316028, Jan 16 2004 WOLFSPEED, INC; WOLFSPEED,INC Nitride-based transistors with a protective layer and a low-damage recess
11322599, Jan 15 2016 TRANSPHORM TECHNOLOGY, INC Enhancement mode III-nitride devices having an Al1-xSixO gate insulator
11356070, Jun 01 2020 Macom Technology Solutions Holdings, Inc RF amplifiers having shielded transmission line structures
11533025, Jun 18 2020 Macom Technology Solutions Holdings, Inc Integrated doherty amplifier with added isolation between the carrier and the peaking transistors
11557667, Sep 30 2017 Intel Corporation Group III-nitride devices with improved RF performance and their methods of fabrication
11581859, Jun 26 2020 Macom Technology Solutions Holdings, Inc Radio frequency (RF) transistor amplifier packages with improved isolation and lead configurations
11616136, Jun 13 2019 Macom Technology Solutions Holdings, Inc High electron mobility transistors and power amplifiers including said transistors having improved performance and reliability
11670605, Apr 03 2020 Macom Technology Solutions Holdings, Inc RF amplifier devices including interconnect structures and methods of manufacturing
11837457, Sep 11 2020 Macom Technology Solutions Holdings, Inc Packaging for RF transistor amplifiers
11842937, Jul 30 2021 WOLFSPEED, INC Encapsulation stack for improved humidity performance and related fabrication methods
11887945, Sep 30 2020 Macom Technology Solutions Holdings, Inc Semiconductor device with isolation and/or protection structures
11889768, Nov 17 2017 FERDINAND-BRAUN-INSTITUT GGMBH, LEIBNIZ-INSTITUT FÜR HÖCHSTFREQUENZTECHNIK Transistor and method of fabrication of the same including a gate contact formed in a recess through the passivation dielectric layer in contact with the active layer
7244974, May 16 2003 Kabushiki Kaisha Toshiba wideband gap power semiconductor device having a low on-resistance and having a high avalanche capability used for power control
7279697, Dec 05 2003 Infineon Technologies Americas Corp Field effect transistor with enhanced insulator structure
7388236, Mar 29 2006 Macom Technology Solutions Holdings, Inc High efficiency and/or high power density wide bandgap transistors
7419892, Dec 13 2005 Cree, Inc. Semiconductor devices including implanted regions and protective layers and methods of forming the same
7479465, Jul 28 2006 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Transfer of stress to a layer
7518204, Sep 12 2005 EPISTAR CORPORATION Semiconductor device
7518451, Dec 31 2004 Macom Technology Solutions Holdings, Inc High efficiency switch-mode power amplifier
7525130, Sep 29 2004 The Regents of the University of California Polarization-doped field effect transistors (POLFETS) and materials and methods for making the same
7538364, Apr 28 2003 Sharp Kabushiki Kaisha Compound semiconductor FET
7560318, Mar 13 2006 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Process for forming an electronic device including semiconductor layers having different stresses
7592211, Jan 17 2006 Cree, Inc. Methods of fabricating transistors including supported gate electrodes
7652311, Dec 05 2003 Infineon Technologies Americas Corp III-nitride device with reduced piezoelectric polarization
7709269, Jan 17 2006 Cree, Inc Methods of fabricating transistors including dielectrically-supported gate electrodes
7745850, Aug 08 2003 Sanken Electric Co., Ltd. Nitride-based semiconductor device with reduced leakage current
7749828, May 26 2005 SUMITOMO ELECTRIC INDUSTRIES, LTD Method of manufacturing group III Nitride Transistor
7800132, Oct 25 2007 Northrop Grumman Systems Corporation High electron mobility transistor semiconductor device having field mitigating plate and fabrication method thereof
7884393, May 26 2005 Sumitomo Electric Industries, Ltd. High electron mobility transistor, field-effect transistor, and epitaxial substrate
7901994, Jan 16 2004 Cree, Inc Methods of manufacturing group III nitride semiconductor devices with silicon nitride layers
7906799, Jan 16 2004 WOLFSPEED, INC; WOLFSPEED,INC Nitride-based transistors with a protective layer and a low-damage recess
7960756, Jan 17 2006 Cree, Inc. Transistors including supported gate electrodes
7981713, Mar 15 2006 Sumitomo Chemical Company, Limited Group III-V nitride-based semiconductor substrate, group III-V nitride-based device and method of fabricating the same
8039352, May 24 2007 The Regents of the University of California Polarization-induced barriers for N-face nitride-based electronics
8049252, Jan 17 2006 Cree, Inc. Methods of fabricating transistors including dielectrically-supported gate electrodes and related devices
8105889, Jul 27 2009 Macom Technology Solutions Holdings, Inc Methods of fabricating transistors including self-aligned gate electrodes and source/drain regions
8107893, Jul 15 2003 Lockheed Martin Corporation Method and apparatus for transmission and reception of signals
8174048, Jan 23 2004 Infineon Technologies Americas Corp III-nitride current control device and method of manufacture
8193562, Sep 17 2007 TRANSPHORM TECHNOLOGY, INC Enhancement mode gallium nitride power devices
8237198, Dec 10 2008 TRANSPHORM TECHNOLOGY, INC Semiconductor heterostructure diodes
8289065, Sep 23 2008 TRANSPHORM TECHNOLOGY, INC Inductive load power switching circuits
8334577, Sep 12 2005 EPISTAR CORPORATION Semiconductor device
8344424, Sep 17 2007 TRANSPHORM TECHNOLOGY, INC Enhancement mode gallium nitride power devices
8389977, Dec 10 2009 TRANSPHORM TECHNOLOGY, INC Reverse side engineered III-nitride devices
8390000, Aug 28 2009 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with field plates
8481376, Jan 16 2004 Cree, Inc. Group III nitride semiconductor devices with silicon nitride layers and methods of manufacturing such devices
8493129, Sep 23 2008 TRANSPHORM TECHNOLOGY, INC Inductive load power switching circuits
8513705, Sep 24 2009 Samsung Electronics Co., Ltd. Power electronic devices, methods of manufacturing the same, and integrated circuit modules including the same
8519438, Apr 23 2008 TRANSPHORM TECHNOLOGY, INC Enhancement mode III-N HEMTs
8531232, Sep 23 2008 TRANSPHORM TECHNOLOGY, INC Inductive load power switching circuits
8541818, Dec 10 2008 TRANSPHORM TECHNOLOGY, INC Semiconductor heterostructure diodes
8598937, Oct 07 2011 TRANSPHORM TECHNOLOGY, INC High power semiconductor electronic components with increased reliability
8633518, Sep 17 2007 TRANSPHORM TECHNOLOGY, INC Gallium nitride power devices
8643062, Feb 02 2011 TRANSPHORM TECHNOLOGY, INC III-N device structures and methods
8680578, Dec 05 2003 Infineon Technologies Americas Corp Field effect transistor with enhanced insulator structure
8692294, Aug 28 2009 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with field plates
8710511, Jul 29 2011 Northrop Grumman Systems Corporation AIN buffer N-polar GaN HEMT profile
8716141, Mar 04 2011 TRANSPHORM TECHNOLOGY, INC Electrode configurations for semiconductor devices
8742459, May 14 2009 TRANSPHORM TECHNOLOGY, INC High voltage III-nitride semiconductor devices
8742460, Dec 15 2010 TRANSPHORM TECHNOLOGY, INC Transistors with isolation regions
8772842, Mar 04 2011 TRANSPHORM TECHNOLOGY, INC Semiconductor diodes with low reverse bias currents
8816751, Sep 23 2008 TRANSPHORM TECHNOLOGY, INC Inductive load power switching circuits
8823057, Nov 06 2006 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
8841702, Apr 23 2008 TRANSPHORM TECHNOLOGY, INC Enhancement mode III-N HEMTs
8860495, Oct 07 2011 TRANSPHORM TECHNOLOGY, INC Method of forming electronic components with increased reliability
8866154, Mar 14 2013 Wisconsin Alumni Research Foundation Lattice mismatched heterojunction structures and devices made therefrom
8872234, Jan 04 2012 Renesas Electronics Corporation Semiconductor device and method of manufacturing the semiconductor device
8895421, Feb 02 2011 TRANSPHORM TECHNOLOGY, INC III-N device structures and methods
8895423, Mar 04 2011 TRANSPHORM TECHNOLOGY, INC Method for making semiconductor diodes with low reverse bias currents
8901604, Sep 06 2011 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with guard rings
8921894, Mar 26 2010 NEC Corporation Field effect transistor, method for producing the same, and electronic device
8962461, Dec 19 2012 NEXPERIA B V GaN HEMTs and GaN diodes
9012288, Aug 28 2009 Transphorm Inc. Semiconductor devices with field plates
9040398, May 16 2006 Cree, Inc. Method of fabricating seminconductor devices including self aligned refractory contacts
9041065, Dec 10 2008 TRANSPHORM TECHNOLOGY, INC Semiconductor heterostructure diodes
9093366, Apr 09 2012 TRANSPHORM TECHNOLOGY, INC N-polar III-nitride transistors
9111961, Aug 28 2009 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with field plates
9142659, Mar 04 2011 TRANSPHORM TECHNOLOGY, INC Electrode configurations for semiconductor devices
9147760, Dec 15 2010 TRANSPHORM TECHNOLOGY, INC Transistors with isolation regions
9165766, Feb 03 2012 TRANSPHORM TECHNOLOGY, INC Buffer layer structures suited for III-nitride devices with foreign substrates
9171730, Feb 15 2013 TRANSPHORM TECHNOLOGY, INC Electrodes for semiconductor devices and methods of forming the same
9171836, Oct 07 2011 TRANSPHORM TECHNOLOGY, INC Method of forming electronic components with increased reliability
9184275, Jun 27 2012 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with integrated hole collectors
9196716, Apr 23 2008 TRANSPHORM TECHNOLOGY, INC Enhancement mode III-N HEMTs
9224671, Feb 02 2011 TRANSPHORM TECHNOLOGY, INC III-N device structures and methods
9224805, Sep 06 2011 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with guard rings
9245992, Mar 15 2013 TRANSPHORM TECHNOLOGY, INC Carbon doping semiconductor devices
9245993, Mar 15 2013 TRANSPHORM TECHNOLOGY, INC Carbon doping semiconductor devices
9257547, Sep 13 2011 TRANSPHORM TECHNOLOGY, INC III-N device structures having a non-insulating substrate
9257548, Nov 16 2010 Rohm Co., Ltd.; ROHM CO , LTD Nitride semiconductor element and nitride semiconductor package
9293561, May 14 2009 TRANSPHORM TECHNOLOGY, INC High voltage III-nitride semiconductor devices
9318593, Jul 21 2014 TRANSPHORM TECHNOLOGY, INC Forming enhancement mode III-nitride devices
9318594, Dec 13 2005 Cree, Inc. Semiconductor devices including implanted regions and protective layers
9343560, Sep 17 2007 TRANSPHORM TECHNOLOGY, INC Gallium nitride power devices
9362110, Jan 04 2012 Renesas Electronics Corporation Semiconductor device and method of manufacturing the semiconductor device
9373699, Aug 28 2009 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with field plates
9412911, Jul 09 2013 Silanna UV Technologies Pte Ltd Optical tuning of light emitting semiconductor junctions
9425351, Oct 06 2014 Wisconsin Alumni Research Foundation Hybrid heterostructure light emitting devices
9437707, Dec 15 2010 TRANSPHORM TECHNOLOGY, INC Transistors with isolation regions
9437708, Apr 23 2008 TRANSPHORM TECHNOLOGY, INC Enhancement mode III-N HEMTs
9443938, Jul 19 2013 TRANSPHORM TECHNOLOGY, INC III-nitride transistor including a p-type depleting layer
9472623, Nov 16 2010 Rohm Co., Ltd. Nitride semiconductor element and nitride semiconductor package
9490324, Apr 09 2012 TRANSPHORM TECHNOLOGY, INC N-polar III-nitride transistors
9496137, Dec 10 2009 TRANSPHORM TECHNOLOGY, INC Methods of forming reverse side engineered III-nitride devices
9520491, Feb 15 2013 TRANSPHORM TECHNOLOGY, INC Electrodes for semiconductor devices and methods of forming the same
9536966, Dec 16 2014 TRANSPHORM TECHNOLOGY, INC Gate structures for III-N devices
9536967, Dec 16 2014 TRANSPHORM TECHNOLOGY, INC Recessed ohmic contacts in a III-N device
9590060, Mar 13 2013 TRANSPHORM TECHNOLOGY, INC Enhancement-mode III-nitride devices
9614122, Jul 09 2013 Silanna UV Technologies Pte Ltd Optical tuning of light emitting semiconductor junctions
9634100, Jun 27 2012 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with integrated hole collectors
9685323, Feb 03 2012 TRANSPHORM TECHNOLOGY, INC Buffer layer structures suited for III-nitride devices with foreign substrates
9690314, Sep 23 2008 TRANSPHORM TECHNOLOGY, INC Inductive load power switching circuits
9831315, Aug 28 2009 TRANSPHORM TECHNOLOGY, INC Semiconductor devices with field plates
9842922, Jul 19 2013 TRANSPHORM TECHNOLOGY, INC III-nitride transistor including a p-type depleting layer
9859462, Dec 06 2012 Nichia Corporation Semiconductor structure
9865719, Mar 15 2013 TRANSPHORM TECHNOLOGY, INC Carbon doping semiconductor devices
9899556, Sep 14 2015 Wisconsin Alumni Research Foundation Hybrid tandem solar cells with improved tunnel junction structures
9905419, Nov 16 2010 Rohm Co., Ltd. Nitride semiconductor element and nitride semiconductor package
9935190, Jul 21 2014 TRANSPHORM TECHNOLOGY, INC Forming enhancement mode III-nitride devices
9941399, Apr 23 2008 TRANSPHORM TECHNOLOGY, INC Enhancement mode III-N HEMTs
9984881, Nov 06 2006 Cree, Inc. Methods of fabricating semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
Patent Priority Assignee Title
4424525, Dec 29 1979 Fujitsu Limited High electron mobility single heterojunction semiconductor devices
4471366, Mar 28 1979 Thomson-CSF Field effect transistor with high cut-off frequency and process for forming same
4727403, Apr 08 1985 NEC Corporation Double heterojunction semiconductor device with injector
4755867, Aug 15 1986 American Telephone and Telegraph Company, AT&T Bell Laboratories Vertical Enhancement-mode Group III-V compound MISFETs
4788156, Sep 24 1986 MICROWAVE TECHNOLOGY, INC , A CORP OF CA Subchannel doping to reduce short-gate effects in field effect transistors
4946547, Oct 13 1989 Cree, Inc Method of preparing silicon carbide surfaces for crystal growth
5053348, Dec 01 1989 Hughes Electronics Corporation Fabrication of self-aligned, T-gate HEMT
5172197, Apr 11 1990 Hughes Electronics Corporation Hemt structure with passivated donor layer
5192987, May 17 1991 International Rectifier Corporation High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
5200022, Oct 03 1990 Cree, Inc Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon carbide thereon and resulting product
5210051, Mar 27 1990 Cree, Inc High efficiency light emitting diodes from bipolar gallium nitride
5292501, Jun 25 1990 Use of a carboxy-substituted polymer to inhibit plaque formation without tooth staining
5296395, May 17 1991 International Rectifier Corporation Method of making a high electron mobility transistor
5298445, May 22 1992 NEC Electronics Corporation Method for fabricating a field effect transistor
5389571, Dec 18 1991 Hiroshi, Amano; Isamu, Akasaki; Pioneer Electronic Corporation; Toyoda Gosei Co., Ltd. Method of fabricating a gallium nitride based semiconductor device with an aluminum and nitrogen containing intermediate layer
5393993, Dec 13 1993 Cree, Inc Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
5523589, Sep 20 1994 Cree, Inc Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
5534462, Feb 24 1995 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Method for forming a plug and semiconductor device having the same
5592501, Sep 20 1994 Cree, Inc Low-strain laser structures with group III nitride active layers
5686737, Sep 16 1994 WOLFSPEED, INC Self-aligned field-effect transistor for high frequency applications
5700714, Jan 19 1995 Oki Electric Industry Co., Ltd. Diffusion mask and fabrication method for forming pn-junction elements in a compound semiconductor substrate
5701019, Mar 12 1993 Hitachi, Ltd. Semiconductor device having first and second stacked semiconductor layers, with electrical contact to the first semiconductor layer
5705827, Dec 25 1991 NEC Corporation Tunnel transistor and method of manufacturing same
5804482, Apr 10 1995 ABB Research Ltd. Method for producing a semiconductor device having a semiconductor layer of SiC
5838706, Sep 20 1994 Cree, Inc Low-strain laser structures with group III nitride active layers
5874747, Feb 05 1996 Cree, Inc High brightness electroluminescent device emitting in the green to ultraviolet spectrum and method of making the same
5877519, Mar 26 1997 Lumentum Operations LLC Extended wavelength opto-electronic devices
5885860, Jun 30 1995 SHENZHEN XINGUODU TECHNOLOGY CO , LTD Silicon carbide transistor and method
5946547, Dec 22 1995 SAMSUNG DISPLAY CO , LTD Liquid crystal display device fabrication methods with reduced numbers of patterning steps
5990531, Dec 28 1995 Philips Electronics N.A. Corporation Methods of making high voltage GaN-AlN based semiconductor devices and semiconductor devices made
6028328, Jan 03 1996 TRIQUINT SEMICONDUCTOR GMBH HEMT double hetero structure
6046464, Mar 29 1995 North Carolina State University Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well
6064082, May 30 1997 Sony Corporation Heterojunction field effect transistor
6072189, Jul 10 1997 Sharp Kabushiki Kaisha III-nitride optoelectronic semiconductor device containing Lattice mismatched III-nitride semiconductor materials
6086673, Apr 03 1997 MASSACHUSETTS INST OF TECHNOLOGY Process for producing high-quality III-V nitride substrates
6121121, Jul 27 1999 TOYODA GOSEI CO , LTD Method for manufacturing gallium nitride compound semiconductor
6150680, Mar 05 1998 Welch Allyn, Inc.; Welch Allyn, Inc Field effect semiconductor device having dipole barrier
6165874, Jul 03 1997 The United States of America as represented by the Administrator of the; NATIONAL AERONAUTICS AND SPACE ADMINISTRATION,U S GOVERNMENT AS REPRESENTED BY THE ADMINISTRATOR Method for growth of crystal surfaces and growth of heteroepitaxial single crystal films thereon
6177685, Jan 20 1998 Sharp Kabushiki Kaisha Nitride-type III-V HEMT having an InN 2DEG channel layer
6194241, Apr 14 1998 Rohm Co., Ltd. Semiconductor light emitting device and method of manufacturing the same
6194742, Jun 05 1998 Lumileds LLC Strain engineered and impurity controlled III-V nitride semiconductor films and optoelectronic devices
6218680, May 18 1999 Cree, Inc Semi-insulating silicon carbide without vanadium domination
6316793, Jun 12 1998 WOLFSPEED, INC Nitride based transistors on semi-insulating silicon carbide substrates
6429467, Jan 29 1999 NEC Corporation Heterojunction field effect transistor
6448648, Mar 27 1997 The United States of America as represented by the Secretary of the Navy Metalization of electronic semiconductor devices
6492669, Jun 29 2000 NEC Corporation Semiconductor device with schottky electrode having high schottky barrier
6515316, Jul 14 2000 Northrop Grumman Systems Corporation Partially relaxed channel HEMT device
6548333, Dec 01 2000 Cree, Inc. Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment
6586781, Feb 04 2000 Macom Technology Solutions Holdings, Inc Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same
6639255, Dec 08 1999 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD GaN-based HFET having a surface-leakage reducing cap layer
20010015446,
20010020700,
20010023964,
20010040246,
20020008241,
20020017696,
20020020341,
20020066908,
20020079508,
20020119610,
20020167023,
20030017683,
20030020092,
20030102482,
20030123829,
20030145784,
20030157776,
20030213975,
20040004223,
20040021152,
20040029330,
20040241970,
EP334006,
EP563847,
JP10050982,
JP11261053,
JP2001230407,
JP2002016087,
JP2004342810,
RE34861, Oct 09 1990 North Carolina State University Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
WO157929,
WO213245,
WO248434,
WO3049193,
WO4008495,
WO9323877,
//
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jul 18 2002SAXLER, ADAM WILLIAMCree, IncASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0132340520 pdf
Jul 19 2002Cree, Inc.(assignment on the face of the patent)
Date Maintenance Fee Events
Sep 16 2009M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Sep 18 2013M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
Oct 05 2017M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Apr 18 20094 years fee payment window open
Oct 18 20096 months grace period start (w surcharge)
Apr 18 2010patent expiry (for year 4)
Apr 18 20122 years to revive unintentionally abandoned end. (for year 4)
Apr 18 20138 years fee payment window open
Oct 18 20136 months grace period start (w surcharge)
Apr 18 2014patent expiry (for year 8)
Apr 18 20162 years to revive unintentionally abandoned end. (for year 8)
Apr 18 201712 years fee payment window open
Oct 18 20176 months grace period start (w surcharge)
Apr 18 2018patent expiry (for year 12)
Apr 18 20202 years to revive unintentionally abandoned end. (for year 12)