Disclosed in a method of forming a metal line in a semiconductor device. The method includes the steps of sequentially forming a first etch stop film, a second interlayer insulating film and a barc film on a first interlayer insulating film into which a metal line is buried, forming a photoresist pattern defining a trench in a given region of the barc film, performing an etch process up to the second interlayer insulating film using the photoresist pattern as an etch mask to form a trench, removing the photoresist pattern and the barc film by means of a first wet etch process, etching the first etch stop film by means of a second wet etch process using the second interlayer insulating film an as etch mask, and cleaning the resulting entire surface by means of a third wet etch process. As such, by removing the photoresist pattern, the barc film and the etch stop film through the wet etch process, it is possible to reduce the amount of polymer generated in the process for forming the via hole and the metal line trench.
|
5. A method of forming a metal line in a semiconductor device, comprising the steps of:
sequentially forming a first etch stop film, a second interlayer insulating film and a barc film on a first interlayer insulating film into which a metal line is buried;
forming a photoresist pattern defining a trench in a given region of the barc film;
performing an etch process up to the second interlayer insulating film using the photoresist pattern as an etch mask to form a trench;
removing the photoresist pattern and the barc film by means of a first wet etch process;
etching the first etch stop film by means of a second wet etch process using the second interlayer insulating film an as etch mask; and
cleaning the resulting entire surface by means of a third wet etch process.
1. A method of forming a metal line in a semiconductor device, comprising the steps of:
sequentially forming a first etch stop film, a second interlayer insulating film, a second etch stop film and a third interlayer insulating film on a first interlayer insulating film into which a metal line is buried;
forming a first photoresist pattern defining a via hole in a given region of the third interlayer insulating film;
performing an etch process using the first photoresist pattern as an etch mask up to the first etch stop film to form the via hole, and then removing the first photoresist pattern;
forming a barc film on the resulting surface and then forming a second photoresist pattern defining the metal line in another given region of the barc film;
performing an etch process using the second photoresist pattern as an etch mask up to the second etch stop film to form a metal line trench, and then removing the second photoresist pattern and the barc film by means of a first wet etch process;
etching the first etch stop film by means of a second wet etch process using the second interlayer insulating film as an etch mask; and
cleaning the resulting entire surface by means of a third wet etch process.
2. The method as claimed in
3. The method as claimed in
4. The method as claimed in
|
1. Field of the Invention
The present invention relates to a method of forming a metal line in a semiconductor device and, more particularly, to a method of forming a metal line through a damascene process in the formation of a semiconductor device.
2. Discussion of Related Art
Nowadays, as the integration level in a semiconductor device is gradually higher integrated and densified, copper having a low resistance is used in a metal line that is formed through a damascene process.
A damascene process for forming a metal line according to a prior art will be described. A bottom anti-reflective coating (BARC) film is formed in a structure wherein an etch stop film and an interlayer insulating film are stacked, more than one time, on an interlayer insulating film into which a copper wiring metal is buried. A photoresist pattern, a pattern of a metal line trench, is formed in a given region of the BARC film. An etch process using the photoresist pattern as an etch mask is then performed to form a metal line trench.
Meanwhile, after forming the metal line trench, the photoresist pattern and the BARC film are removed. In this case, this is performed by a dry etch.
In case where the photoresist pattern and the BARC film are removed by the dry etch, however, there occurs a problem that the amount of polymer generated upon etching is increased.
The present invention is directed to provide a method of forming a metal line in a semiconductor device capable of reducing the amount of polymer generating upon a process for forming a metal line trench.
One aspect of the present invention is to provide a method of forming a metal line in a semiconductor device, including the steps of sequentially forming a first etch stop film, a second interlayer insulating film, a second etch stop film and a third interlayer insulating film on a first interlayer insulating film into which a metal line is buried, forming a first photoresist pattern defining a via hole in a given region of the third interlayer insulating film, performing an etch process up to the first etch stop film using the first photoresist pattern as an etch mask to form the via hole, and then removing the first photoresist pattern, forming a BARC film on the resulting surface and then forming a second photoresist pattern defining the metal line in another given region of the BARC film, performing an etch process using the second photoresist pattern as an etch mask up to the second etch stop film to form a metal line trench, and then removing the second photoresist pattern and the BARC film by means of a first wet etch process, etching the first etch stop film by means of a second wet etch process using the second interlayer insulating film as an etch mask, and cleaning the resulting entire surface by means of a third wet etch process.
In the aforementioned of a method of forming a metal line in a semiconductor device according to another embodiment of the present invention, the first wet etch process is performed using an aqueous solution in which sulfuric acid (H2SO4) and hydrogen peroxide (H2O2) are mixed in the ratio of one of 2:1, 4:1 and 6:1 at a bath temperature of about 100 to 140° C. for about 2 to 10 minutes.
In the aforementioned of a method of forming a metal line in a semiconductor device according to another embodiment of the present invention, HNO3 of 60 to 90% is mixed at a bath temperature of about 140 to 180° C. for about 10 to 60 minutes.
In the aforementioned of a method of forming a metal line in a semiconductor device according to another embodiment of the present invention, the third wet etch process is performed using an aqueous solution in which HF and DI water are mixed in the ratio of one of 200:1, 19:1, 500:1 and 600:1 at a bath temperature of a room temperature for about 10 to 60 minutes.
Another aspect of the present invention is to provide a method of forming a metal line in a semiconductor device, including the steps of sequentially forming a first etch stop film, a second interlayer insulating film and a BARC film on a first interlayer insulating film into which a metal line is buried, forming a photoresist pattern defining a trench in a given region of the BARC film, performing an etch process up to the second interlayer insulating film using the photoresist pattern as an etch mask to form a trench, removing the photoresist pattern and the BARC film by means of a first wet etch process, etching the first etch stop film by means of a second wet etch process using the second interlayer insulating film an as etch mask, and cleaning the resulting entire surface by means of a third wet etch process.
Now the preferred embodiments according to the present invention will be described with reference to the accompanying drawings. Since preferred embodiments are provided for the purpose that the ordinary skilled in the art are able to understand the present invention, they may be modified in various manners and the scope of the present invention is not limited by the preferred embodiments described later. Meanwhile, in the drawing, the thickness and size of each layer are exaggerated for convenience of explanation and clarity. Like reference numerals are used to identify the same or similar parts. Further, in case where it is described that one film is “on” the other film or a semiconductor substrate, the one film may directly contact the other film or the semiconductor substrate. A third film may be intervened between the one film and the other film or the semiconductor substrate.
Referring to
With reference to
By reference to
Referring to
Referring to
By reference to
As described above, the present invention has an advantage that it can reduce the amount of polymer generating in the above process by removing the photoresist pattern, the BARC film and the etch stop film through the wet etch process.
Furthermore, it is possible to reduce the amount of polymer generating in a process for forming a via hole and a metal line trench by reducing a photoresist pattern, a BARC film and an etch stop film through a wet etch process.
Although the foregoing description has been made with reference to the preferred embodiments, it is to be understood that changes and modifications of the present invention may be made by the ordinary skilled in the art without departing from the spirit and scope of the present invention and appended claims.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
6071814, | Sep 28 1998 | Taiwan Semiconductor Manufacturing Company | Selective electroplating of copper for damascene process |
6319809, | Jul 12 2000 | Taiwan Semiconductor Manfacturing Company | Method to reduce via poison in low-k Cu dual damascene by UV-treatment |
6323121, | May 12 2000 | Taiwan Semiconductor Manufacturing Company | Fully dry post-via-etch cleaning method for a damascene process |
6417096, | Jul 07 2000 | United Microelectronics Corp. | Method for avoiding photo residue in dual damascene with acid treatment |
6924234, | Sep 21 2001 | Samsung Electronics Co., Ltd. | Method and apparatus for polishing a copper layer and method for forming a wiring structure using copper |
20040087164, | |||
20040100779, | |||
20040110369, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 10 2003 | Hynix Semiconductor Inc. | (assignment on the face of the patent) | / | |||
Dec 10 2003 | CHO, IHL HYUN | Hynix Semiconductor Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014787 | /0179 | |
Oct 04 2004 | Hynix Semiconductor, Inc | MagnaChip Semiconductor, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016216 | /0649 | |
Sep 05 2005 | Hynix Semiconductor Inc | STMICROELECTRONICS S R L | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 018207 | /0057 | |
Sep 05 2005 | Hynix Semiconductor Inc | Hynix Semiconductor Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 018207 | /0057 | |
May 22 2009 | Hynix Semiconductor Inc | NUMONYX B V | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027217 | /0862 | |
Sep 30 2011 | NUMONYX B V | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027217 | /0837 | |
May 22 2013 | MagnaChip Semiconductor, Ltd | Hynix Semiconductor, Inc | THE SUBMISSION IS TO CORRECT AN ERROR MADE IN A PREVIOUSLY RECORDED DOCUMENT ON REEL FRAME 016216 0649 RECORDED ON 01 10 2005 THAT ERRONEOUSLY AFFECTS THE IDENTIFIED PATENT NO 7037822 AN AFFIDAVIT IS BEING FILED HEREWITH | 030508 | /0646 | |
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 038669 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 038954 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTEREST | 043079 | /0001 | |
Jun 29 2018 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047243 | /0001 | |
Jul 03 2018 | Micron Technology, Inc | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 03 2018 | MICRON SEMICONDUCTOR PRODUCTS, INC | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 31 2019 | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 050937 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | MICRON SEMICONDUCTOR PRODUCTS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 |
Date | Maintenance Fee Events |
Aug 30 2006 | ASPN: Payor Number Assigned. |
Oct 20 2009 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 02 2013 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 19 2017 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
May 02 2009 | 4 years fee payment window open |
Nov 02 2009 | 6 months grace period start (w surcharge) |
May 02 2010 | patent expiry (for year 4) |
May 02 2012 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 02 2013 | 8 years fee payment window open |
Nov 02 2013 | 6 months grace period start (w surcharge) |
May 02 2014 | patent expiry (for year 8) |
May 02 2016 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 02 2017 | 12 years fee payment window open |
Nov 02 2017 | 6 months grace period start (w surcharge) |
May 02 2018 | patent expiry (for year 12) |
May 02 2020 | 2 years to revive unintentionally abandoned end. (for year 12) |