A digital cross-connect switching system that has a single-stage architecture, a scalable bandwidth, and reduced connection memory storage requirements. The scalable bandwidth digital cross-connect switching system includes a plurality of digital cross-connect building blocks. Each digital cross-connect building block includes at least one cross-connect having a plurality of input ports and a plurality of output ports, at least one connection memory communicatively coupled to the cross-connect, and at least one or gate. bandwidth is scaled in the digital cross-connect switching system by interconnecting predetermined numbers of the digital cross-connect building blocks. In general, the size of the digital cross-connect switching system increases as the square of the bandwidth requirement.
|
1. A time division multiplexing (tdm) cross-connect switching system, comprising:
at least one tdm cross-connect switching unit, the tdm cross-connect switching unit including at least one first input operative to receive first input data, at least one second input operative to receive second switched input data, at least one first output operative to provide first output data corresponding to the first input data, and at least one second output operative to provide second switched output data, the tdm cross-connect switching unit further including at least one connection memory configured to store predetermined connection information, a tdm cross-connect configured to receive the first input data and to generate first switched output data based on the predetermined connection information stored in the connection memory, and at least one or gate configured to receive the second switched input data and the first switched output data, and to generate the second switched output data,
wherein the first output of the tdm cross-connect switching unit is connectable to the first input of a conceptually adjacent tdm cross-connect switching unit, and the second output of the tdm cross-connect switching unit is connectable to the second input of a conceptually adjacent tdm cross-connect switching unit.
6. A method of operating a time division multiplexing (tdm) cross-connect switching system, comprising the steps of:
in a first receiving step, receiving first input data from a first input bus by a tdm cross-connect at a first input included in a tdm cross-connect switching unit;
generating first switched output data based on predetermined connection information stored in a connection memory included in the tdm cross-connect switching unit by the tdm cross-connect;
in a first providing step, providing the first switched output data to an or gate included in the tdm cross-connect switching unit by the tdm cross-connect;
in a second receiving step, receiving second switched input data from a second input bus by the or gate at a second input included in the tdm cross-connect switching unit;
performing a logical or operation on the first switched output data and the second switched input data to generate second switched output data by the or gate;
in a second providing step, providing the first input data to a first output bus at a first output included in the tdm cross-connect switching unit;
in a third providing step, providing the second switched output data to a second output bus by the or gate at a second output included in the tdm cross-connect switching unit; and
in an interconnecting step, operatively interconnecting a plurality of tdm cross-connect switching units to increase a bandwidth capacity of the system,
wherein the first output of the tdm cross-connect switching unit is connectable to the first input of a conceptually adjacent tdm cross-connect switching unit, and the second output of the tdm cross-connect switching unit is connectable to the second input of a conceptually adjacent tdm cross-connect switching unit.
2. The system of
4. The system of
5. The system of
7. The method of
8. The method of
9. The method of
|
N/A
N/A
The present invention relates generally to digital communications systems, and more specifically to an architecture of a scalable bandwidth single-stage digital cross-connect switching system.
Digital communications systems are known that employ digital cross-connect switching systems for cross-connection of high speed optical or electrical signals in broadband communications networks. An architecture of a conventional digital cross-connect switching system includes a plurality of input ports, a plurality of output ports, a cross-connect such as a Time Division Multiplex (TDM) cross-connect, and at least one connection memory. The TDM cross-connect is typically configured to connect any input port with any one or more of the output ports based on connection information stored in the connection memory. For example, high speed optical or electrical signals received by the TDM cross-connect may comprise a plurality of data frames contained in a number of respective time slots. Further, the TDM cross-connect may temporarily store the data received at one of the input ports during a first time slot, and may subsequently retransmit that data during a second time slot, which is assigned to at least one of the output ports. The TDM cross-connect accesses the connection information pertaining to the respective time slot/output port assignments from the connection memory.
Various techniques are known for increasing the bandwidth of conventional digital cross-connect switching systems. For example, the TDM cross-connect may be employed in a Synchronous Optical NETwork (SONET) multiplexed communications system. According to the SONET standard, high speed optical or electrical signals are generally formatted in Synchronous Transport Signal (STS) frames. A basic STS-1 frame comprises nine rows of data bytes by ninety columns of data bytes, in which the first three columns contain Transport OverHead (TOH) bytes and the remaining eighty-seven columns contain Synchronous Payload Envelope (SPE) bytes. In order to increase the bandwidth of the TDM cross-connect in the SONET communication system, M (M>1) STS-1 tributaries may be multiplexed together to form a single STS-M frame by interleaving the STS-1 tributaries one byte at a time (“byte interleaving”). Alternatively, the bandwidth of the TDM cross-connect may be increased by interleaving the STS-1 tributaries one bit at a time (“bit interleaving”) or one column at a time (“column interleaving”).
However, such conventional techniques for increasing the bandwidth of digital cross-connect switching systems have drawbacks. For example, the first row of a typical STS-1 frame includes TOH bytes A1 and A2, which form a framing pattern of bits indicative of the start of the frame. When performing byte, bit, or column interleaving on STS-1 tributaries, these framing bits are frequently lost, thereby requiring the cross-connect switching system to generate new framing bits for the interleaved data. Further, the bit interleaving technique normally cannot increase the bandwidth of the TDM cross-connect by more than a factor of 8. Moreover, an increased amount of connection information is typically needed for properly routing the interleaved bits/bytes/columns of data to the desired output port(s), thereby requiring use of a significantly larger connection memory.
It would therefore be desirable to have an architecture of a digital cross-connect switching system that has a scalable bandwidth. Such a cross-connect switching system would employ a connection memory that is smaller than that used in conventional high bandwidth cross-connect switching systems. It would also be desirable to have a scalable bandwidth digital cross-connect switching system that has a single-stage architecture.
In accordance with the present invention, a digital cross-connect switching system is provided that has a single-stage architecture, a scalable bandwidth, and reduced connection memory storage requirements. Benefits of the presently disclosed digital cross-connect switching system are achieved by providing a Time Division Multiplexing (TDM) cross-connect building block, a plurality of which may be connected together to form the scalable bandwidth digital cross-connect switching system.
In one embodiment, the scalable bandwidth digital cross-connect switching system includes a plurality of TDM cross-connect building blocks. Each TDM cross-connect building block includes at least one TDM cross-connect having a plurality of input ports and a plurality of output ports, at least one connection memory communicatively coupled to the TDM cross-connect, and at least one OR gate. The TDM cross-connect building block is configured to receive first input data at a first data rate, and switched input data at a second data rate. The TDM cross-connect building block is further configured to provide first output data at the first data rate, and second switched output data at the second data rate. In the preferred embodiment, the second data rate is equal to the first data rate. Further, the data contained in the first output data matches the data contained in the first input data. The TDM cross-connect is configured to receive the first input data at one or more of the input ports, and to provide first switched output data at one or more of the output ports based on connection information stored in the connection memory. The OR gate is configured to receive the switched input data and the first switched output data generated by the TDM cross-connect, and to generate the second switched output data.
In another embodiment, the TDM cross-connect building block is configured to receive first input data at a first data rate, second input data at the first data rate, first switched input data at a second data rate, and second switched input data at the second data rate. The TDM cross-connect building block is further configured to provide first output data at the first data rate, second output data at the first data rate, third switched output data at the second data rate, and fourth switched output data at the second data rate. In the preferred embodiment, the second data rate is equal to the first data rate. Further, the data contained in the first output data matches the data contained in the first input data, and the data contained in the second output data matches the data contained in the second input data. The TDM cross-connect is configured to receive the first input data and the second input data at one or more of the input ports, and to provide first switched output data and second switched output data at one or more of the output ports based on connection information stored in the connection memory. A first OR gate is configured to receive the first switched input data and the first switched output data generated by the TDM cross-connect, and to generate the third switched output data. A second OR gate is configured to receive the second switched input data and the second switched output data generated by the TDM cross-connect, and to generate the fourth switched output data.
In the presently disclosed embodiment, bandwidth is scaled in the TDM cross-connect switching system by interconnecting predetermined numbers of the TDM cross-connect building blocks. Four TDM cross-connect building blocks are operatively interconnected to double the bandwidth of the TDM cross-connect switching system. Nine TDM cross-connect building blocks are operatively interconnected to triple the bandwidth of the TDM cross-connect switching system. In general, the size of the TDM cross-connect switching system increases as the square of the bandwidth requirement.
By providing a TDM cross-connect building block, and operatively interconnecting predetermined numbers of the TDM cross-connect building blocks, a TDM cross-connect switching system can be formed that has a single-stage architecture, a scalable bandwidth, and reduced connection memory storage requirements.
Other features, functions, and aspects of the invention will be evident from the Detailed Description of the Invention that follows.
The invention will be more fully understood with reference to the following Detailed Description of the Invention in conjunction with the drawings of which:
An architecture of a digital cross-connect switching system is disclosed that has a single-stage architecture, a scalable bandwidth, and reduced connection memory storage requirements. The presently disclosed digital cross-connect switching system achieves such benefits by providing a Time Division Multiplexing (TDM) cross-connect building block, a plurality of which can be operatively interconnected to suit the cross-connection requirements of the overall communications system.
As shown in
In order to provide a scalable bandwidth digital cross-connect switching system, the cross-connect switching system 200 may be employed as a TDM cross-connect building block, and a plurality of such building blocks 200 may be operatively interconnected to meet the bandwidth requirements of the system.
The presently disclosed scalable bandwidth digital cross-connect switching system will be better understood with reference to the following first and second illustrative examples and
Accordingly, the TDM cross-connect building block 200.1 receives input data from an input bus 302 at a Data In (“DIn”) input, provides output data to the DIn input of the TDM cross-connect building block 200.2 via a Data Out (“Dout”) output and an output bus 304, and provides switched output data to the SwDIn input of the TDM cross-connect building block 200.3 via a Switched Data Out (“SwDout”) output and an output bus 318. The TDM cross-connect building block 200.2 provides switched output data to the SwDIn input of the TDM cross-connect building block 200.4 via a SwDout output and an output bus 306. The TDM cross-connect building block 200.3 receives input data from the input bus 308 at a DIn input, provides output data to the DIn input of the TDM cross-connect building block 200.4 via a Dout output and the output bus 310, and provides switched output data to the output bus 320. Similarly, the TDM cross-connect building block 200.4 provides switched output data to an output bus 322.
As shown in
Accordingly, the TDM cross-connect building block 200.1 receives input data from an input bus 402 at a DIn input, provides output data to the DIn input of the TDM cross-connect building block 200.2 via a Dout output and an output bus 404, and provides switched output data to the SwDIn input of the TDM cross-connect building block 200.4 via a SwDout output and an output bus 407. The TDM cross-connect building block 200.2 provides output data to the DIn input of the TDM cross-connect building block 200.3 via a Dout output and an output bus 406, and switched output data to the SwDIn input of the TDM cross-connect building block 200.5 via a SwDout output and an output bus 409. The TDM cross-connect building block 200.3 provides switched output data to the SwDIn input of the TDM cross-connect building block 200.6 via a SwDout output and an output bus 411.
The TDM cross-connect building block 200.4 receives input data from an input bus 408 at a DIn input, provides output data to the DIn input of the TDM cross-connect building block 200.5 via a Dout output and an output bus 410, and provides switched output data to the SwDIn input of the TDM cross-connect building block 200.7 via a SwDout output and an output bus 413. The TDM cross-connect building block 200.5 provides output data to the DIn input of the TDM cross-connect building block 200.6 via a Dout output and an output bus 412, and switched output data to the SwDIn input of the TDM cross-connect building block 200.8 via a SwDout output and an output bus 415. The TDM cross-connect building block 200.6 provides switched output data to the SwDIn input of the TDM cross-connect building block 200.9 via a SwDout output and an output bus 417.
The TDM cross-connect building block 200.7 receives input data from an input bus 414 at a DIn input, provides output data to the DIn input of the TDM cross-connect building block 200.8 via a Dout output and an output bus 416, and provides switched output data to an output bus 420. Similarly, the TDM cross-connect building block 200.8 provides output data to the DIn input of the TDM cross-connect building block 200.9 via a Dout output and an output bus 418, and switched output data to output bus 422. Further, the TDM cross-connect building block 200.9 provides switched output data to an output bus 424.
The TDM cross-connect 504 is configured to receive first input data (“Data In 1”) from the input bus 508 at one or more of the respective input ports 503, and to provide the first data to one or more of the respective output ports 505 based on connection information stored in the connection memory 502. Similarly, the TDM cross-connect 504 is configured to receive second input data (“Data In 2”) from the input bus 509 at one or more of the respective input ports 503, and to provide the second data to one or more of the respective output ports 505 based on connection information stored in the connection memory 502. The TDM cross-connect 504 provides the first data at the output ports 505 to the OR gate 506 as switched output data on a bus 534, and similarly provides the second data at the output ports 505 to the OR gate 508 as switched output data on a bus 532. The cross-connect switching system 500 further provides the first input data carried by the input bus 508 to the output bus 510 as first output data (“Data Out 1”), and provides the second input data carried by the input bus 509 to the output bus 511 as second output data (“Data Out 2”), for subsequent transmission through the digital communications system.
As shown in
The presently disclosed scalable bandwidth digital cross-connect switching system will be better understood with reference to the following third illustrative example and
Accordingly, the TDM cross-connect building block 500.1 receives input data from an input bus 602 at the DIn1 input, receives input data from an input bus 606 at the DIn2 input, receives input data from an input bus 605 at the SwDIn2 input, provides output data to the DIn1 input of the TDM cross-connect building block 500.2 via the Dout1 output and an output bus 604, and provides switched output data to the SwDIn1 input of the TDM cross-connect building block 500.3 via the SwDout output and an output bus 603. The TDM cross-connect building block 500.2 receives input data from an input bus 608 at the DIn2 input, receives input data from an input bus 609 at the SwDIn2 input, and provides switched output data to the SwDIn1 input of the TDM cross-connect building block 500.4 via the SwDout1 output and an output bus 607. The TDM cross-connect building block 500.3 receives input data from an input bus 610 at the DIn1 input, receives input data from an input bus 614 at the DIn2 input, provides output data to the DIn1 input of the TDM cross-connect building block 500.4 via the Dout1 output and an output bus 612, and provides switched output data to an output bus 618. Similarly, the TDM cross-connect building block 500.4 receives input data from an input bus 616 at the DIn2 input, and provides switched output data to an output bus 620.
It is understood that the conventional TDM cross-connect switching system 100 (see
Accordingly, the TDM cross-connect building block 100.1 receives input data from an input bus 702 at the DIn input, and provides switched output data to an OR gate 722 via the SwDout output and an output bus 704. The TDM cross-connect building block 100.2 receives input data from an input bus 710 at the DIn input, and provides switched output data to the OR gate 722 via the SwDout output and an output bus 708. The TDM cross-connect building block 100.3 receives input data from an input bus 706 (which is coupled to the input bus 702) at the DIn input, and provides switched output data to an OR gate 724 via the SwDout output and an output bus 714. The TDM cross-connect building block 100.4 receives input data from an input bus 712 (which is coupled to the input bus 710) at the DIn input, and provides switched output data to the OR gate 724 via the SwDout output and an output bus 716. The OR gates 722 and 724 provide switched output data to respective output buses 718 and 720.
A method of operating the presently disclosed TDM cross-connect switching system is illustrated by reference to
It will further be appreciated by those of ordinary skill in the art that modifications to and variations of the above-described technique for building a large single-stage cross-connect using multiple devices without interleaving may be made without departing from the inventive concepts disclosed herein. Accordingly, the invention should not be viewed as limited except as by the scope and spirit of the appended claims.
Patent | Priority | Assignee | Title |
7929573, | Apr 25 2000 | Cisco Technology, Inc. | Method and apparatus for transporting network management information in a telecommunications network |
Patent | Priority | Assignee | Title |
5982746, | Oct 26 1995 | ALCATEL USA, INC | Broadband digital cross-connect system architecture |
6366713, | Sep 04 1998 | TELECOM HOLDING PARENT LLC | Strictly non-blocking optical switch core having optimized switching architecture based on reciprocity conditions |
6798784, | Jun 04 2001 | CALIX, INC | Concurrent switching of synchronous and asynchronous traffic |
6816487, | Jul 20 2000 | CIENA LUXEMBOURG S A R L ; Ciena Corporation | Mapping of high bandwidth connections in a multi-stage switch |
6870838, | Apr 11 2000 | Intel Corporation | Multistage digital cross connect with integral frame timing |
7123612, | Feb 10 2002 | Width upgrade for a scalable switching network | |
7161906, | Dec 15 2000 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Three-stage switch fabric with input device features |
7212523, | Mar 27 2003 | Qualcomm Incorporated | Pipeline architecture for the design of a single-stage cross-connect system |
20040001454, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 28 2003 | Applied Micro Circuits Corporation | (assignment on the face of the patent) | / | |||
Oct 29 2003 | BANSAL, NARENDRA K | Applied Micro Circuits Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 014673 | /0477 | |
Jul 15 2008 | Applied Micro Circuits Corporation | Qualcomm Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 021876 | /0013 |
Date | Maintenance Fee Events |
May 23 2011 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
May 26 2015 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jul 22 2019 | REM: Maintenance Fee Reminder Mailed. |
Jan 06 2020 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Dec 04 2010 | 4 years fee payment window open |
Jun 04 2011 | 6 months grace period start (w surcharge) |
Dec 04 2011 | patent expiry (for year 4) |
Dec 04 2013 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 04 2014 | 8 years fee payment window open |
Jun 04 2015 | 6 months grace period start (w surcharge) |
Dec 04 2015 | patent expiry (for year 8) |
Dec 04 2017 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 04 2018 | 12 years fee payment window open |
Jun 04 2019 | 6 months grace period start (w surcharge) |
Dec 04 2019 | patent expiry (for year 12) |
Dec 04 2021 | 2 years to revive unintentionally abandoned end. (for year 12) |