An exemplary point-to-point display system comprises a host system, a timing controller, and a display. The host system is configured to provide data for display. The timing controller is configurable to provide data swapping, bus swapping, bit swapping, and combinations thereof to provide arranged data in response to the provided data. The display is configured to display the arranged data.
|
13. A method for arranging display data in a point-to-point display system, comprising:
receiving data from a host system for display;
data swapping, bus swapping, bit swapping, and combinations thereof on the data to provide arranged data, wherein the bit swapping further comprises inverting a clock signal; and
displaying the arranged data.
8. A circuit for arranging display data in a point-to-point display system, comprising:
means for providing data for display;
means to provide data swapping, bus swapping, bit swapping, and combinations thereof to provide arranged data in response to the provided data, wherein the bit swapping further comprises inverting a clock signal; and
means for displaying the arranged data.
20. A point-to-point display system, comprising:
a host system that is configured to provide data for display;
a timing controller that is configurable to provide data swapping, bus swapping, bit swapping, and combinations thereof to provide arranged data in response to the provided data and a physical orientation of the timing controller; and
a display that is configured to display the arranged data.
1. A point-to-point display system, comprising:
a host system that is configured to provide data for display;
a timing controller that is configurable to provide at least one operation from a group comprising data swapping, data bus swapping, data bit swapping, and combinations thereof to provide arranged data in response to the provided data, wherein the at least one operation is selected in response to a mounting orientation of the timing controller; and
a display that is configured to display the arranged data.
2. The system of
3. The system of
4. The system of
5. The system of
6. The system of
7. The system of
9. The circuit of
10. The circuit of
11. The circuit of
12. The circuit of
14. The method of
15. The method of
16. The method of
17. The method of
21. The system of
|
The present invention relates generally to computer systems, and more particularly to arranging and displaying data on computer systems.
Integrated circuit technology is used to implement various display architectures within computer systems. The integrated circuits can be mounted in a variety of ways in a display system.
The present invention is directed towards a point-to-point display system having configurable connections. According to one aspect of the invention, a display system comprises a host system, a timing controller, and a display. The host system is configured to provide data for display. The timing controller is configurable to provide data swapping, bus swapping, bit swapping, and combinations thereof to provide arranged data in response to the provided data. The display is configured to display the arranged data.
According to another aspect of the invention, a method for arranging data for display comprises receiving data from a host system for display. Data swapping, bus swapping, bit swapping, and combinations thereof are performed on the data to provide arranged data. The arranged data is displayed.
A more complete appreciation of the present invention and its improvements can be obtained by reference to the accompanying drawings, which are briefly summarized below, to the following detailed description of illustrated embodiments of the invention, and to the appended claims.
In the following detailed description of exemplary embodiments of the invention, reference is made to the accompanied drawings, which form a part hereof, and which is shown by way of illustration, specific exemplary embodiments of which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and other changes may be made, without departing from the spirit or scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.
Throughout the specification and claims, the following terms take the meanings explicitly associated herein, unless the context clearly dictates otherwise. The meaning of “a,” “an,” and “the” includes plural reference, the meaning of “in” includes “in” and “on.” The term “connected” means a direct electrical connection between the items connected, without any intermediate devices. The term “coupled” means either a direct electrical connection between the items connected, or an indirect connection through one or more passive or active intermediary devices. The term “circuit” means either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function. The term “signal” means at least one current, voltage, or data signal. Referring to the drawings, like numbers indicate like parts throughout the views.
Receiver 111 provides control signals to Control Bock 112 and data to Line Memory 113 in response to the pixel data and control signals (including a clock signal) received from Host System 105. Control Block 112 provides control signals to Line Memory 113, PLL 114, and Data Formatter 115 in response to the control signals provided by Receiver 111. Line Memory 113 is a line memory buffer that stores data received from Receiver 111 and outputs stored data to Data Formatter 115 in response to control signals provided by Control Block 112.
Data Transmitters 116 transmit the formatted data to Drivers 180 using separate point-to-point data busses 170 to transmit data to each Driver 180. Each data bus 170 can be 2, 3, or 4 data lines wide, although are other widths are possible. PLL 114 is optional and may be used to provide a transmitter clock that is different from the clock provided by Host System 105. TCON 110 may use the Host System Clock 105 when a PLL 114 is not provided. Clock transmitter 117 transmits a clock signal to each Driver 180 using multi-drop clock bus 160. Clock bus 160 is typically a differential clock, although other clocking schemes (such as a single ended clock) can be used.
TCON 110 is configured to be mounted on either the front or back side of a printed circuit board (PCB). The PCB can be mounted to Display 190 at either the left or right (or top or bottom, for example) of an attachment point (e.g., a panel) of Display 190. Drivers 180 can be mounted to the front or back side of a tape carrier package (TCP). The TCP can be mounted, for example, at either the top or bottom of the attachment point of Display 190. Thus, at least eight basic variations are possible for mounting TCON 110 with respect to Display 190. The eight basic variations are shown below with respect to
As shown in the figure, Data Formatter 115 comprises Data Swap Buffers 210, Bus Swap Multiplexers 220, and Bit Swap Multiplexers 230. Control signals for configuring these functional units may be provided, for example, by input function pins or by programming an internal function register.
Each read port in Line Memory 113 provides data for each point-to-point output data bus in Data Formatter 115. Each Data Swap Buffer 210 receives serial data from a read port in Line Memory 113. Data Swap Buffers 210 can transmit the received data in the same order as the sequence in which the data was received or can transmit received data in the opposite order of the sequence in which the data was received. Data Swap Buffers 210 transmit the received data in the same order as the sequence in which the data was received in response to the Data Swap Enable signal being negated. Data Swap Buffer 210 transmits the received data in the opposite order as the sequence in which the data was received in response to the Data Swap Enable signal being asserted.
In an example system having Drivers 118 where each driver has 384 outputs, provided pixel data for display is read from a read port on the line memory in a forward order (R1, G2, B3, R4, . . . R382, G383, B384, where R, G, and B are display colors in an additive color system). When the Data Swap Enable signal is negated (i.e., not enabled), Data Swap Buffer 210 transmits the received data in the same order in which the data was received (i.e., in a forward order). When the Data Swap Enable signal is enabled, Data Swap Buffer 210 transmits the received data in a reverse order from which the data was received (e.g., B384, G383, R382, . . . R4, B3, G2, R1).
Bus Swap Multiplexers 220 can be used to swap data between opposing (or, higher order and lower order) point-to-point output data busses. In an example system having y Drivers 210, the example system will have y point-to-point output data busses. Bus Swap Multiplexers 220 are configured to swap data between bus 1 and bus y, between bus 2 and bus y-1, between bus 3 and bus y-2, et cetera, in response to the Bus Swap Enable signal being asserted. Bus Swap Multiplexers are configured to transmit received data without swapping in response to the Bus Swap Enable signal being negated.
Bit Swap Multiplexers 230 can format the size of pixel data and reverse the order of the bits of pixel data on each point-to-point output data bus. For example in a System 100 having pixel data words having n bits, Bit Swap Multiplexers 230 can be configured to provide pixel data words having m bits. Where n is larger than m, Bit Swap Multiplexers 230 may truncate the lower order bits of the pixel data.
The output bit swap function also affects the differential output clock that is driven by Clock Driver 250. Clock Inverter 240 is configured to provide a noninverted clock signal in response to the Bit Swap Enable signal being negated. Clock Inverter 240 is configured to provide an inverted clock signal in response to the Bit Swap Enable signal being asserted. This has the effect of swapping the Clock+ and Clock-signals provided by Clock Driver 250. (In an alternate example, the positive and negative clocks can be swapped using a multiplexer.)
Other embodiments of the invention are possible without departing from the spirit and scope of the invention. For example, the data formatting function of Bit Swap Multiplexers 230 can be implemented at any stage of TCON 110. The above specification, examples and data provide a complete description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended.
Kuhns, Mark D., Camp, Donald E., Dahl, Randy J., Alborno, Osama F.
Patent | Priority | Assignee | Title |
9223296, | May 06 2013 | PRINCO MIDDLE EAST FZE | Wristwatch structure, electronic crown for wristwatch, and wristwatch having display |
9256209, | May 06 2013 | PRINCO MIDDLE EAST FZE | Wristwatch structure, electronic core for wristwatch, and method for manufacturing wristwatch |
Patent | Priority | Assignee | Title |
4558315, | Apr 11 1983 | Zygo Industries, Inc. | Input apparatus and method for controlling the scanning of a multi-cell display |
4730212, | Jan 04 1984 | Itek Corporation | Realtime digital diagnostic image processing system |
4837845, | Oct 31 1985 | International Business Machines Corporation | Method for rotating a binary image |
4847829, | Apr 08 1985 | Datapoint Corporation | Video conferencing network |
5008868, | Mar 05 1987 | Seiko Epson Corporation | Structure for mounting an integrated circuit |
5146592, | Sep 14 1987 | GDE SYSTEMS, INC | High speed image processing computer with overlapping windows-div |
5165089, | Oct 01 1990 | International Business Machines Corporation | Optical disk players having readback circuits with noise rejection and read signal retiming |
5307056, | Sep 06 1991 | Texas Instruments Incorporated | Dynamic memory allocation for frame buffer for spatial light modulator |
5381163, | Jun 13 1990 | Canon Kabushiki Kaisha | Image processing apparatus |
5384912, | Oct 30 1987 | NEW MICROTIME INC | Real time video image processing system |
5438663, | Apr 30 1992 | Toshiba America Information Systems; Kabushiki Kaisha Toshiba | External interface for a high performance graphics adapter allowing for graphics compatibility |
5564117, | Jul 08 1991 | SAMSUNG ELECTRONICS CO , LTD | Computer system including a page printer controller including a single chip supercalar microprocessor with graphical functional units |
5640545, | May 03 1995 | Apple Inc | Frame buffer interface logic for conversion of pixel data in response to data format and bus endian-ness |
5754156, | Sep 19 1996 | National Semiconductor Corporation | LCD driver IC with pixel inversion operation |
5835792, | Jun 24 1993 | TALON RESEARCH, LLC | Token-based adaptive video processing arrangement |
5945997, | Jun 26 1997 | S3 GRAPHICS CO , LTD | Block- and band-oriented traversal in three-dimensional triangle rendering |
5949421, | Mar 31 1997 | Nvidia Corporation | Method and system for efficient register sorting for three dimensional graphics |
5999189, | Aug 04 1995 | Microsoft Technology Licensing, LLC | Image compression to reduce pixel and texture memory requirements in a real-time image generator |
6040815, | Sep 19 1996 | National Semiconductor Corporation | LCD drive IC with pixel inversion operation |
6064404, | Nov 05 1996 | Silicon Light Machines Corporation | Bandwidth and frame buffer size reduction in a digital pulse-width-modulated display system |
6191405, | Jun 06 1997 | MINOLTA CO , LTD | Image processing apparatus including image rotator for correcting tilt of the image data |
6272150, | Jan 17 1997 | Scientific-Atlanta, LLC | Cable modem map display for network management of a cable data delivery system |
6288723, | Apr 01 1998 | Intel Corporation | Method and apparatus for converting data format to a graphics card |
6292194, | Aug 04 1995 | Microsoft Technology Licensing, LLC | Image compression method to reduce pixel and texture memory requirements in graphics applications |
6433896, | Jun 10 1998 | MINOLTA CO , LTD | Image processing apparatus |
6574778, | Sep 30 1998 | Cadence Design Systems, Inc. | Block based design methodology |
6677952, | Jun 09 1999 | RPX Corporation | Texture download DMA controller synching multiple independently-running rasterizers |
6698002, | Sep 30 1998 | Cadence Design Systems, Inc. | Blocked based design methodology |
6833832, | Dec 29 2000 | Texas Instruments Incorporated | Local bit-plane memory for spatial light modulator |
6970152, | Nov 05 2002 | National Semiconductor Corporation | Stacked amplifier arrangement for graphics displays |
20020099980, | |||
20020184373, | |||
20030227465, | |||
WO9828731, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 30 2002 | National Semiconductor Corporation | (assignment on the face of the patent) | / | |||
Oct 30 2002 | CAMP, DONALD E | National Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013453 | /0769 | |
Oct 30 2002 | KUHNS, MARK D | National Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013453 | /0769 | |
Oct 30 2002 | DAHL, RANDY J | National Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013453 | /0769 | |
Oct 30 2002 | ALBORNO, OSAMA F | National Semiconductor Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 013453 | /0769 |
Date | Maintenance Fee Events |
Oct 31 2007 | ASPN: Payor Number Assigned. |
Aug 26 2011 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 28 2015 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jul 16 2019 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 26 2011 | 4 years fee payment window open |
Aug 26 2011 | 6 months grace period start (w surcharge) |
Feb 26 2012 | patent expiry (for year 4) |
Feb 26 2014 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 26 2015 | 8 years fee payment window open |
Aug 26 2015 | 6 months grace period start (w surcharge) |
Feb 26 2016 | patent expiry (for year 8) |
Feb 26 2018 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 26 2019 | 12 years fee payment window open |
Aug 26 2019 | 6 months grace period start (w surcharge) |
Feb 26 2020 | patent expiry (for year 12) |
Feb 26 2022 | 2 years to revive unintentionally abandoned end. (for year 12) |