In the aging process performed by applying a voltage having an alternating voltage component between a scan electrode and a sustain electrode, an erase discharge occurs in succession to an aging discharge. According to the aging method, an erase discharge-suppressing voltage is applied to at least any one of the scan electrode, the sustain electrode, and the data electrode. Although the erase discharge repeatedly occurs in the wake of the aging discharge, the erase discharge-suppressing voltage suppresses the ones that occur when the scan electrode has voltage level higher than the sustain electrode.
|
5. A method of aging a plasma display panel containing a scan electrode, a sustain electrode, and a data electrode, the method comprising:
when applying a voltage having an alternating voltage component at least between the scan electrode and the sustain electrode to perform an aging discharge, applying an erase discharge-suppressing voltage for suppressing an erase discharge that occurs after the aging discharge to the data electrode, at a predetermined moment in a portion of a period of the alternating voltage component of the voltage when the scan electrode has a voltage level that is higher than that of the sustain electrode.
1. A method of aging a plasma display panel containing a scan electrode, a sustain electrode, and a data electrode, the method comprising:
when applying a voltage having an alternating voltage component at least between the scan electrode and the sustain electrode to perform an aging discharge, applying an erase discharge-suppressing voltage for suppressing an erase discharge that occurs after the aging discharge to at least one of the scan electrode and the sustain electrode, at a predetermined moment in each of a portion of a period of the alternating voltage component of the voltage when the scan electrode has a voltage level that is higher than that of the sustain electrode and a portion of the period of the alternating voltage component of the voltage when the sustain electrode has a voltage level that is higher than that of the scan electrode.
2. The method of aging the plasma display panel of
3. The method of aging the plasma display panel of
4. The method of aging the plasma display panel of
6. The method of aging the plasma display panel of
7. The method of aging the plasma display panel of
8. The method of aging the plasma display panel of
|
The present invention relates to a method of aging an alternating current (AC) plasma display panel.
A plasma display panel (hereinafter referred to as a PDP or simply a panel) is a display device with excellent visibility, large screen, and low-profile, lightweight body. The difference in discharging divides PDPs into two types of the alternating current (AC) type and the direct current (DC) type. In terms of the structure of electrodes, the PDPs fall into the 3-electrode surface discharge type and the opposing discharge type. In recent years, the dominating PDP is the AC type 3-electrode surface discharge PDP by virtue of having higher resolution and easier fabrication.
Generally, the AC type 3-electrode surface discharge PDP contains a front substrate and a back substrate oppositely disposed from each other, and a plurality of discharge cells therebetween. On a front glass plate of the front substrate, scan electrodes and sustain electrodes as display electrodes are arranged in parallel with each other, and over which, a dielectric layer and a protecting layer are formed to cover the display electrodes. On the other hand, on a back glass plate of the back substrate, data electrodes are disposed in a parallel arrangement, and over which, a dielectric layer is formed to cover the electrodes. On the dielectric layer between the data electrodes, a plurality of barrier ribs is formed in parallel with the rows of the data electrodes. Furthermore, a phosphor layer is formed between the barrier ribs and on the surface of the dielectric layer. The front substrate and the rear substrate are sealed with each other so that the display electrodes are orthogonal to the data electrodes in the narrow space between the two substrates. The narrow space, i.e., the discharge space, is filled with discharge gas. The panel is thus fabricated.
Such a panel just finished, however, generally exhibits a high voltage at the start of discharging, and the discharge itself is in an unstable condition. The panel is therefore aged in the manufacturing process to obtain consistent and stable discharge characteristics.
Conventionally, a method—in which an anti-phased rectangular wave, that is, voltage having an alternate voltage component, is placed between the display electrodes, i.e., a scan electrode and a sustain electrode, for a long period of time—has been employed for aging panels. To shorten the aging time, some methods have been suggested. For example, Japanese Patent Non-Examined Publication No. H07-226162 introduces the method in which a rectangular wave is applied, via an inductor, to the electrodes of a panel. On the other hand, Japanese Patent Non-Examined Publication No. 2002-231141 suggests the method as a combination of two kinds of discharging. According to the method, pulse voltage having different polarity is placed between a scan electrode and a sustain electrode (i.e., discharging in the same surface) and consecutively, pulse voltage having different polarity is now placed between the display electrodes and the data electrodes (i.e., discharging between the opposite surfaces).
Even employing the methods above, the aging time still takes about 10 hours before obtaining a stabilized discharging. The long aging time inevitably increases power consumption in the aging process, which has been a leading cause of increasing the running cost of manufacturing PDPs. Besides, the time-consuming aging process has caused problems: the factory space for keeping the panels for the aging process, and environmental conditions, such as air-conditioning, for properly maintaining the panels through the manufacturing process. From now on, further increase in manufacturing volumes and screen-sizes of the PDP apparently encourages the problems above and invites serious conditions.
The present invention addresses the problems above. It is therefore an object of the invention to provide an improved method of aging panels, allowing the aging time to be significantly reduced with an efficient use of electric power.
According to the method of aging PDPs of the present invention, in the aging process where a voltage having an alternating voltage component is placed at least between a scan electrode and a sustain electrode to perform aging discharge, a voltage is applied to at least one of the scan electrode, sustain electrode, and data electrode so as to suppress an erase discharge that occurs in the wake of the aging discharge.
The exemplary embodiments of the present invention are described hereinafter with reference to the accompanying drawings.
It will be understood that the optimal values of voltage V1, V2 and time distance td depend on the shape and dimensions of the electrodes, the material of a panel, and inductance of an aging circuit. Therefore, the setting values have to be changed for a differently designed panel.
Now will be described the reason why the aging method of the embodiment can shorten the aging time.
According to the aging method of the first embodiment, in order to suppress the erase discharge that follows the aging discharge, a voltage is applied to scan electrodes 5 and sustain electrodes 6 at the exact moment when the erase discharge occurs. As a result, an efficient aging can be obtained. The detection of the light emission of the panel by a photo-sensor proved that light emission in the wake of the erase discharge weakened.
Although the waveform of voltage applied to both of scan electrodes 5 and sustain electrodes 6 has another small rise with a delayed time of td after the pulse rising time, as shown in
Now will be described the reason why the application of voltage to data electrodes 10 can suppress the erase discharge.
That is, the priming discharge initially occurred between scan electrode 5 and data electrode 10 triggers the erase discharge between scan electrode 5 and sustain electrode 6.
As described above, suppressing the initial discharge between scan electrode 5 and data electrode 10 can also suppress the erase discharge between scan electrode 5 and sustain electrode 6. Taking this fact into consideration, negative voltage is applied to data electrode 10 at the exact moment when negative voltage is applied to scan electrode 5 by ringing, whereby the initial discharge between electrodes 5 and 10 can be suppressed, accordingly, the erase discharge can be suppressed.
In an AC-type PDP, each electrode is isolated from the discharge space, since the electrodes are covered with the dielectric layers. Therefore, a direct voltage component has no contribution to the discharge itself. The application of negative voltage to the data electrode at the moment of the occurrence of the erase discharge has the same effect as the application of positive voltage to the data electrode in a period having no erase discharge. That is, the waveforms of voltage applied to the data electrode of
In a sequence of initial, writing, and sustaining discharge of the 3-electrode PDP in operation, the writing discharge and the sustaining discharge are under the influence of the operating voltage. Generally in the sustaining discharge, because the rectangular pulse train generates the discharge between scan electrode 5 and sustain electrode 6, the area of each electrode close to discharge gap 20 is subjected to the discharge. As for the writing discharge, the discharge between scan electrodes 5 and data electrodes 10 is the primary discharge. The discharge occurs almost all over the surface of the regions on the side of scan electrodes 5, which face data electrodes 10. Therefore, accelerating the aging on the side of scan electrodes 5 rather than on the side of sustain electrodes 6 is effective in acquiring stability in the panel operation, compared to the aging equally performed on both sides of scan electrodes 5 and sustain electrodes 6. The inventors experimentally found that the application of voltage having the waveform shown in
In this case, the voltage waveforms shown in
Hereinafter will be described the reason why these waveforms are as effective as the waveform of
As described above, the aging method of the present invention realizes an electrically efficient aging process with greatly reduced aging time.
The method of aging a plasma display panel of the present invention can provide electrically efficient aging with substantial reductions in time required for to the aging process. It is therefore useful for aging AC plasma display panels in the manufacturing process.
Aoki, Takashi, Matsuda, Akihiro, Yamauchi, Masaaki, Akiyama, Koji
Patent | Priority | Assignee | Title |
7619588, | Nov 19 2004 | LG Electronics Inc. | Plasma display device and method for driving the same |
7812788, | Jul 28 2005 | LG Electronics Inc. | Plasma display apparatus and driving method of the same |
Patent | Priority | Assignee | Title |
6376995, | Dec 25 1998 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Plasma display panel, display apparatus using the same and driving method thereof |
6666738, | Jun 25 1998 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel manufacturing method for achieving luminescence characteristics |
6924795, | Mar 15 2002 | Fujitsu Hitachi Plasma Display Limited | Plasma display panel and method of driving the same |
20020008680, | |||
20030030377, | |||
JP2000231883, | |||
JP2001357787, | |||
JP2002231141, | |||
JP2002352722, | |||
JP2002352730, | |||
JP2002358891, | |||
JP2002373588, | |||
JP200275208, | |||
JP2003308781, | |||
JP2003317625, | |||
JP3439462, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 16 2004 | Matsushita Electric Industrial Co., Ltd. | (assignment on the face of the patent) | / | |||
Sep 03 2004 | YAMAUCHI, MASAAKI | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016696 | /0206 | |
Sep 03 2004 | AOKI, TAKASHI | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016696 | /0206 | |
Sep 03 2004 | MATSUDA, AKIHIRO | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016696 | /0206 | |
Sep 03 2004 | AKIYAMA, KOJI | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016696 | /0206 |
Date | Maintenance Fee Events |
Sep 03 2008 | ASPN: Payor Number Assigned. |
Aug 03 2011 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 16 2015 | REM: Maintenance Fee Reminder Mailed. |
Mar 04 2016 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Mar 04 2011 | 4 years fee payment window open |
Sep 04 2011 | 6 months grace period start (w surcharge) |
Mar 04 2012 | patent expiry (for year 4) |
Mar 04 2014 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 04 2015 | 8 years fee payment window open |
Sep 04 2015 | 6 months grace period start (w surcharge) |
Mar 04 2016 | patent expiry (for year 8) |
Mar 04 2018 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 04 2019 | 12 years fee payment window open |
Sep 04 2019 | 6 months grace period start (w surcharge) |
Mar 04 2020 | patent expiry (for year 12) |
Mar 04 2022 | 2 years to revive unintentionally abandoned end. (for year 12) |