A switching element combining a self-aligned, vertical junction field effect transistor with etched-implanted gate and an integrated antiparallel schottky barrier diode is described. The anode of the diode is connected to the source of the transistor at the device level in order to reduce losses due to stray inductances. The sic surface in the sbd anode region is conditioned through dry etching to achieve a low schottky barrier height so as to reduce power losses associated with the turn on voltage of the sbd.
|
1. A method of making a sic semiconductor device comprising a vertical junction field effect transistor (jfet) and a schottky barrier diode (sbd) comprising:
positioning a first mask on a source layer of sic of a first conductivity type, wherein the source layer is adjacent a sic drift layer of the first conductivity type and wherein the drift layer is adjacent a sic substrate layer of the first conductivity type;
selectively etching through the source layer and into the drift layer to form raised source regions separated by etched regions;
implanting dopants of the second conductivity type into exposed portions of the drift layer such that the implanted regions are sic of the second conductivity type;
removing the first mask;
annealing the device to activate the dopants;
positioning a second mask on the source layer of the device;
forming gate regions, a schottky anode region, and, optionally, edge termination structures by selectively etching through the implanted layer of the device to expose material of the first conductivity type;
removing the second mask;
depositing dielectric material on exposed etched surfaces of the device such that the dielectric material is thinner on the raised source regions;
etching the dielectric material to expose the source regions;
selectively etching through the dielectric material over the gate region to expose implanted material;
depositing metal on exposed source and gate regions to form source and gate ohmic contacts respectively;
depositing metal on the substrate opposite the drift layer to form a drain ohmic contact;
selectively etching through the dielectric material over the sbd anode region to expose material of the first conductivity type;
depositing a schottky metal layer in the schottky anode region and in contact with the source ohmic contact;
depositing metal layers on the schottky metal layer and the gate ohmic contact to form electrical contact pads; and
forming a metal layer on the drain ohmic contact to form a drain electrical contact pad;
wherein the device comprises a jfet including a source, a gate and a drain and an sbd including a cathode and an anode and wherein the drain of the jfet also functions as the cathode of the sbd and wherein the source of the jfet also functions as the anode of the sbd.
8. A method of making a sic semiconductor device comprising a vertical junction field effect transistor (jfet) and a schottky barrier diode (sbd) comprising:
positioning a first mask on a source layer of sic of a first conductivity type, wherein the source layer is adjacent a sic drift layer of the first conductivity type and wherein the drift layer is adjacent a sic substrate layer of the first conductivity type;
selectively etching through the source layer and into the drift layer to form raised source regions separated by etched regions;
positioning a second mask on an exposed portion of the drift layer;
implanting dopants of the second conductivity type into exposed portions of the drift layer such that the implanted regions are sic of the second conductivity type, wherein the portion of the drift layer masked by the second mask forms a schottky anode region;
removing the first and second masks;
annealing the device to activate the dopants;
positioning a third mask on the source layer and portions of the implanted drift layer of the device;
forming gate regions and, optionally, edge termination structures by selectively etching through the implanted layer of the device to expose material of the first conductivity type;
removing the third mask;
depositing dielectric material on exposed etched surfaces of the device;
etching the dielectric material to expose the source regions;
selectively etching through the dielectric material over the gate region to expose implanted material;
depositing metal on exposed source and gate regions to form source and gate ohmic contacts respectively;
depositing metal on the substrate opposite the drift layer to form a drain ohmic contact;
selectively etching through the dielectric material over the sbd anode region to expose material of the first conductivity type;
depositing a schottky metal layer in the schottky anode region and in contact with the source ohmic contact;
depositing metal layers on the schottky metal layer and the gate ohmic contact to form electrical contact pads; and
forming a metal layer on the drain ohmic contact to form a drain electrical contact pad;
wherein the device comprises a jfet including a source, a gate and a drain and an sbd including a cathode and an anode and wherein the drain of the jfet also functions as the cathode of the sbd and wherein the source of the jfet also functions as the anode of the sbd.
2. The method of
3. The method of
4. The method of
5. The method of
6. The method of
7. The method of
the drift layer has a dopant concentration of 5×1016 atoms·cm−3 or less;
the substrate layer has a dopant concentration of 1018 atoms·cm−3 or greater;
the source regions have a dopant concentration of 1018 atoms·cm−3 or greater; and
the gate regions have a dopant concentration of at least 5×1016 atoms·cm−3.
10. The method of
11. The method of
12. The method of
13. The method of
|
This application is a divisional of U.S. patent application Ser. No. 11/176,625, filed on Jul. 8, 2005 now U.S. Pat . No. 7,294,860, which claims the benefit of U.S. Provisional Patent Application Ser. No. 60/585,881, filed on Jul. 8, 2004. Each of the above applications is hereby incorporated by reference in its entirety.
1. Technical Field
The present application relates generally to the field of power field effect transistors and, in particular, to the field of silicon carbide junction field effect transistors for power switching applications.
2. Background of the Technology
Silicon carbide junction field effect transistors (JFETs) are well suited for high voltage and high power switching applications such as DC-to-DC converters. Vertical SiC JFETs are an attractive alternative to SiC MOSFETs at this time due to low inversion channel layer mobility and poor high temperature, high field reliability [1]. MOSFETs also have an inherent built in body diode that adds parasitic capacitance, which in turn leads to increased switching losses. However, this built in anti-parallel, p-n diode is useful in circuits where an antiparallel freewheeling diode is required. Having the diode built in to the switch eliminates stray inductances caused from the bonding required to connect the source of the switch to the anode of a discrete diode [2]. The downside, again, is that this diode is a p-n diode that has a large amount of stored charge that has to be removed when the diode goes from forward to reverse bias. Removing this stored charge adds to the total switching time and reduces the operating frequency of the circuit. Schottky diodes do not have the stored charge problem and can be switched much faster than p-n diodes.
Others have proposed integrating an SBD (Schottky barrier diode) with MOSFETs [2, 3] and bipolar Junction transistors [4]. FETs with lateral gates incorporating an SBD on a shared drift region have also been proposed [5] while others have proposed incorporating an SBD with a vertical JFET having buried parallel gates fabricated on III-V semiconductors [6].
There still exists a need, however, for a switching device that has the benefits of a MOSFETs body diode without the losses associated with switching a built-in p-n diode.
According to a first embodiment, a SiC semiconductor device comprising a vertical junction field effect transistor (JFET) and a Schottky barrier diode (SBD) is provided. The device comprises a SiC semiconductor substrate layer of a first conductivity type, a SiC drift layer of the first conductivity type disposed on the substrate layer, a plurality of SiC source regions of the first conductivity type disposed on the drift layer, and a plurality of SiC gate regions of a second conductivity type different than the first conductivity type formed in the drift layer. The material of the first conductivity type can be an n-type semiconductor material and the material of the second conductivity type can be a p-type semiconductor material. The gate regions can be formed by ion implantation of a dopant of the second conductivity type in the drift layer. The device further comprises ohmic contacts adjacent the substrate layer opposite the drift layer and adjacent the source and gate regions to form the JFET. The device also comprises a Schottky junction including a Schottky metal layer adjacent the drift layer. The Schottky metal layer extends over the source ohmic contact(s) of the JFET such that the Schottky metal is in electrical contact with the source ohmic contact(s) of the device. According to this embodiment, the drain of the JFET also functions as the cathode of the SBD and the source of the JFET also functions as the anode of the SBD.
The device can further comprise final metal layers disposed on the Schottky metal layer and on the drain and gate ohmic contacts. In addition, the drift layer of the device may comprise a drift region of the first conductivity type disposed on the substrate and a channel region also of the first conductivity type disposed on the drift region wherein the source regions are disposed on the channel region. The channel region can have a higher doping level than the underlying drift region.
According to a second embodiment, a method of making a SiC semiconductor device comprising a vertical junction field effect transistor (JFET) and a Schottky barrier diode (SBD) is provided. The method according to this embodiment comprises:
positioning a first mask on a source layer of SiC of a first conductivity type, wherein the source layer is adjacent a SiC drift layer of the first conductivity type and wherein the drift layer is adjacent a SiC substrate layer of the first conductivity type;
selectively etching through the source layer and into the drift layer to form raised source regions separated by etched regions;
implanting dopants of the second conductivity type into exposed portions of the drift layer such that the implanted regions are SiC of the second conductivity type;
removing the first mask;
annealing the device to activate the dopants;
positioning a second mask on the source layer of the device;
forming gate regions, a Schottky anode region, and, optionally, edge termination structures by selectively etching through the implanted layer of the device to expose material of the first conductivity type;
removing the second mask;
depositing dielectric material on exposed etched surfaces of the device;
etching the dielectric material to expose the source regions;
selectively etching through the dielectric material over the gate region to expose implanted material;
depositing metal on exposed source and gate regions to form source and gate ohmic contacts respectively;
depositing metal on the substrate opposite the drift layer to form a drain ohmic contact;
selectively etching through the dielectric over the Schottky anode region to expose material of the first conductivity type;
depositing a Schottky metal layer in the Schottky anode region and in contact with the source ohmic contact;
depositing metal layers on the Schottky metal layer and the gate ohmic contact to form electrical contact pads;
forming a metal layer on the substrate opposite the drift layer to form the drain ohmic contact; and
forming a metal layer on the drain ohmic contact to form a drain electrical contact pad;
wherein the device comprises a JFET including a source, a gate and a drain and an SBD including a cathode and an anode, wherein the drain of the JFET also functions as the cathode of the SBD and wherein the source of the JFET also functions as the anode of the SBD.
The material of the first conductivity type can be an n-type semiconductor material and the material of the second conductivity type can be a p-type semiconductor material. According to a further embodiment, the source layer is more heavily doped than the underlying drift layer. In addition, the drift layer may comprise a drift region of the first conductivity type disposed on the substrate and a channel region also of the first conductivity type disposed on the drift region wherein the source regions are disposed on the channel region. The channel region can have a higher doping level than the underlying drift region.
The method as set forth above may further comprise additional etching in the anode region to remove implanted material remaining therein. In this manner, a device having a suitably low Schottky barrier height can be formed.
According to a third embodiment, a method of making a SiC semiconductor device comprising a vertical junction field effect transistor (JFET) and a Schottky barrier diode (SBD) is provided which comprises:
positioning a first mask on a source layer of SiC of a first conductivity type, wherein the source layer is adjacent a SiC drift layer of the first conductivity type and wherein the drift layer is adjacent a SiC substrate layer of the first conductivity type;
selectively etching through the source layer and into the drift layer to form raised source regions separated by etched regions;
positioning a second mask on an exposed portion of the drift;
implanting dopants of the second conductivity type into exposed portions of the drift layer such that the implanted regions are SiC of the second conductivity type, wherein the portion of the drift layer masked by the second mask forms a Schottky anode region;
removing the first and second masks;
annealing the device to activate the dopants;
positioning a third mask on the source layer and portions of the implanted drift layer of the device;
forming gate regions and, optionally, edge termination structures by selectively etching through the implanted layer of the device to expose material of the first conductivity type;
removing the third mask;
depositing dielectric material on exposed etched surfaces of the device;
etching the dielectric material to expose the source regions;
selectively etching through the dielectric material over the gate region to expose implanted material;
depositing metal on exposed source and gate regions to form source and gate ohmic contacts respectively;
depositing metal on the substrate opposite the drift layer to form a drain ohmic contact;
selectively etching through the dielectric material over the SBD anode region to expose material of the first conductivity type;
depositing a Schottky metal layer in the Schottky anode region and in contact with the source ohmic contact;
depositing metal layers on the Schottky metal layer and the gate ohmic contact to form electrical contact pads;
forming a metal layer on the substrate opposite the drift layer to form the drain ohmic contact; and
forming a metal layer on the drain ohmic contact to form a drain electrical contact pad;
wherein the device comprises a JFET including a source, a gate and a drain and an SBD including a cathode and an anode and wherein the drain of the JFET also functions as the cathode of the SBD and wherein the source of the JFET also functions as the anode of the SBD.
The present invention combines a trench VJFET with an integrated Schottky barrier diode (SBD) sharing a common drift region. As set forth above, incorporating a Schottky barrier diode (SBD) monolithically with a power junction field effect transistor creates a switch that has the benefits of a MOSFET's body diode without the associated losses associated with switching a built in p-n diode. In addition to faster reverse recovery times, SBD's typically have a much lower turn on voltage than p-n diodes. For example, a typical Von for a titanium SBD is around 0.8 V whereas a typical Von for a SiC p-n diode is around 2.8 Volts. For moderate current densities, this translates to much lower power losses for an SBD over a p-n.
Many designs for SiC JFETs have been proposed [7-10]. The device described herein comprises a self-aligned, vertical JFET whose basic structure is the same as the implanted gate junction FET described in U.S. patent application Ser. No. 10/193,108 (hereinafter referred to as “the '108 application”), published as U.S. Patent Application Publication 2003/0034495 A1, which application is incorporated by reference herein in its entirety. This implanted gate VJFET is combined with an SBD whose anode is formed on a common drift layer with the JFET. The anode of the SBD and the source of the JFET are connected electrically by a metallic pad. The drain contact of the JFET also doubles as the cathode for the SBD. Another contact pad forms the gate terminal for the JFET on an ohmic contact formed on the implanted p-type layer at the base of the source fingers. The source/anode contact pad is isolated from the gate region by a dielectric layer.
The techniques disclosed in the '108 application can be used to manufacture the JFET portion of the device. An exemplary method of manufacturing the JFET is illustrated in
After formation of implanted gate regions 40, mask 36 can be removed and drain contact 42 can be disposed on substrate layer 30. This step is shown in
As set forth in more detail below, certain of the above described steps used in the manufacture of the JFET portion of the device can also be used in the manufacture of the SBD portion of the device.
As shown in
The device comprising a JFET and an SBD according to a further embodiment can be made by a method as outlined below. This method is illustrated in
1. An ion implant/etch mask 56 is patterned on regions defining the source fingers (
2. The SiC is dry etched to a depth extending past the n+ cap layer and through some or the entire channel region (if a separate channel region is employed) or into the single layer forming the channel/drift region of the device (not shown). This is illustrated in
3. The sample is then implanted with p-type dopants to convert the top layer of exposed SiC 60 from n-type to p-type (
4. The implant/etch mask is stripped and then the wafer is annealed so as to make the implanted dopants electrically active (not shown).
5. The wafer is then patterned with a dry etch mask 62 that defines the gate regions of the device and the guard rings, if employed (
6. The exposed SiC is etched down past the bulk of the p+ implanted region until adjacent devices are not electrically connected by said p-layer 66 (
7. The etch mask 62 is stripped and dielectric 68 is deposited and/or processed in such a way that the dielectric thickness on top of the source fingers is considerably thinner than between the fingers and in the field (
8. The dielectric is etched away until the tops of the source fingers are exposed while leaving a generous amount of oxide everywhere else (
9. Gate pad windows are patterned and etched down to the p+ gate region 70 (
10. A suitable metal or metal stack is then deposited and annealed to form ohmic contacts on the source, gate, and drain (72, 74 and 76) of the device (
11. SBD anode windows 78 are patterned and the oxide is etched down to the n-type channel 54 (shown) or drift region 52 (not shown) (
12. The Schottky barrier metal 80 is then formed on the SBD anode window and on the source contacts (72) (
13. Backside final metal 88 is then deposited (
An alternative method of making a device comprising a JFET and an SBD is illustrated in
The Schottky metal can be deposited on the channel layer 54 as shown in
Various embodiments are described below.
According to a first embodiment, a SiC semiconductor device comprising a vertical junction field effect transistor (JFET) and a Schottky barrier diode (SBD) is provided. The device comprises a SiC semiconductor substrate layer of a first conductivity type, a SiC drift layer of the first conductivity type disposed on the substrate layer, a plurality of SiC source regions of the first conductivity type disposed on the drift layer, and a plurality of SiC gate regions of a second conductivity type different than the first conductivity type formed in the drift layer. The gate regions can be formed by ion implantation of a p-type dopant in the n-type drift layer. The device can further comprise ohmic contacts adjacent the substrate layer opposite the drift layer and adjacent the source and gate regions to form a JFET. The device also comprises a Schottky junction including a Schottky metal layer adjacent the drift layer. The Schottky metal layer can extend over the source ohmic contact(s) of the JFET such that the Schottky metal contacts the source ohmic contact(s) of the device. The device can further comprise final metal layers disposed on the Schottky metal layer and on the drain and gate ohmic contacts. According to this embodiment, the drain of the JFET also functions as the cathode of the SBD and the source of the JFET also functions as the anode of the SBD. The drift layer may comprise a drift region of the first conductivity type disposed on the substrate and a channel region also of the first conductivity type disposed on the drift region wherein the source or cap layer is disposed on the channel region. According to this embodiment, the channel region can have a higher doping level than the underlying drift region. An exemplary device according to this embodiment is shown in
According to a further embodiment, a method of making a SiC semiconductor device comprising a JFET and an SBD is provided. The method according to this embodiment comprises:
positioning a first mask on a source layer of SiC of a first conductivity type, wherein the source layer is adjacent a SiC drift layer of the first conductivity type and wherein the drift layer is adjacent a SiC substrate layer of the first conductivity type;
selectively etching through the source layer and into the drift layer to form raised source regions separated by etched regions;
implanting dopants of the second conductivity type into exposed portions of the drift layer such that the implanted regions are SiC of the second conductivity type;
removing the first mask;
annealing the device to activate the dopants;
positioning a second mask on the source layer of the device;
forming gate regions, a Schottky anode region, and, optionally, edge termination structures by selectively etching through the implanted layer of the device to expose material of the first conductivity type;
removing the second mask;
depositing dielectric material on exposed etched surfaces of the device such that the dielectric material is thinner on the raised source regions;
etching the dielectric material to expose the source regions;
selectively etching through the dielectric material over the gate region to expose implanted material;
depositing metal on exposed source and gate regions to form source and gate ohmic contacts respectively;
depositing metal on the substrate opposite the drift layer to form a drain ohmic contact;
selectively etching through the dielectric over the SBD anode region to expose material of the first conductivity type;
depositing a Schottky metal layer in the SBD anode and in contact with the source ohmic contact;
depositing metal layers on the Schottky metal layer and the gate ohmic contact to form electrical contact pads;
forming a metal layer on the substrate opposite the drift layer to form the drain ohmic contact; and
forming a metal layer on the drain ohmic contact to form a drain electrical contact pad;
wherein the device comprises a JFET comprising a source, a gate and a drain and an SBD comprising a cathose and an anode, wherein the drain of the JFET also functions as the cathode of the SBD and wherein the source of the JFET also functions as the anode of the SBD.
According to a further embodiment, the material of the first conductivity type is an n-type semiconductor material and the material of the second conductivity type is a p-type semiconductor material. According to a further embodiment, the source layer is more heavily doped than the underlying drift layer. In addition, the drift layer may comprise a drift region of the first conductivity type disposed on the substrate and a channel region also of the first conductivity type disposed on the drift region wherein the source layer is disposed on the channel region. The channel region can have a higher doping level than the underlying drift region.
The method as set forth above may further comprise additional etching in the anode region to remove implanted material remaining therein. In this manner, a device having a suitably low Schottky barrier height can be formed.
Suitable donor materials for doping SiC include nitrogen and phosphorous. Nitrogen is a preferred donor material. Suitable acceptor materials for doping silicon carbide include boron and aluminum. Aluminum is a preferred acceptor material. The above materials are merely exemplary, however, and any donor or acceptor material which can be doped into silicon carbide can be used.
The doping levels and thicknesses of the various layers of the device can be varied to produce a device having desired characteristics for a particular application. Unless otherwise indicated, heavily doped corresponds to dopant concentrations of 1018 atoms·cm−3 or greater, lightly doped corresponds to dopant concentrations of 5×1016 atoms·cm−3 or less and moderately doped corresponds to dopant concentrations of between 5×1016 atoms·cm−3 and 1018 atoms·cm−3.
The drift layer the device can be a SiC layer lightly doped with a donor material (i.e., n− doped) and the substrate layer can be a SiC layer heavily doped with a donor material (i.e., n+ doped). In addition, the source regions can be n+ doped SiC and the gate regions can be p or p+ doped SiC.
Doping of the SiC drift, channel and source layers can be performed in-situ during epitaxial growth of each of these layers on a SiC substrate. The SiC layers can be formed by any epitaxial growth method known in the art, including CVD, molecular beam and sublimation epitaxy. The doped SiC layers can be formed by doping in-situ during epitaxial growth wherein dopant atoms are incorporated into the silicon carbide during growth.
While the foregoing specification teaches the principles of the present invention, with examples provided for the purpose of illustration, it will be appreciated by one skilled in the art from reading this disclosure that various changes in form and detail can be made without departing from the true scope of the invention.
Mazzola, Michael S., Merrett, Joseph N.
Patent | Priority | Assignee | Title |
11031472, | Dec 28 2018 | General Electric Company | Systems and methods for integrated diode field-effect transistor semiconductor devices |
7915704, | Jan 26 2009 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Schottky diode |
7935619, | Nov 07 2008 | Everspin Technologies, Inc | Polarity dependent switch for resistive sense memory |
7936580, | Oct 20 2008 | Seagate Technology LLC | MRAM diode array and access method |
7936583, | Oct 30 2008 | Seagate Technology LLC | Variable resistive memory punchthrough access method |
7960198, | May 02 2006 | Power Integrations, Inc | Method of making a semiconductor device with surge current protection |
7961497, | Oct 30 2008 | Seagate Technology LLC | Variable resistive memory punchthrough access method |
7974119, | Jul 10 2008 | Everspin Technologies, Inc | Transmission gate-based spin-transfer torque memory unit |
8072014, | Nov 07 2008 | Everspin Technologies, Inc | Polarity dependent switch for resistive sense memory |
8098510, | Oct 30 2008 | Seagate Technology LLC | Variable resistive memory punchthrough access method |
8158964, | Jul 13 2009 | Seagate Technology LLC | Schottky diode switch and memory units containing the same |
8159856, | Jul 07 2009 | Seagate Technology LLC | Bipolar select device for resistive sense memory |
8178864, | Nov 18 2008 | Seagate Technology LLC | Asymmetric barrier diode |
8198181, | Jul 13 2009 | Seagate Technology LLC | Schottky diode switch and memory units containing the same |
8199558, | Oct 30 2008 | Seagate Technology LLC | Apparatus for variable resistive memory punchthrough access method |
8199563, | Jul 10 2008 | Everspin Technologies, Inc | Transmission gate-based spin-transfer torque memory unit |
8203869, | Dec 02 2008 | Seagate Technology LLC | Bit line charge accumulation sensing for resistive changing memory |
8288749, | Jul 13 2009 | Seagate Technology LLC | Schottky diode switch and memory units containing the same |
8289746, | Oct 20 2008 | Seagate Technology LLC | MRAM diode array and access method |
8416615, | Jul 10 2008 | Everspin Technologies, Inc | Transmission gate-based spin-transfer torque memory unit |
8508980, | Nov 07 2008 | Everspin Technologies, Inc | Polarity dependent switch for resistive sense memory |
8508981, | Oct 30 2008 | Seagate Technology LLC | Apparatus for variable resistive memory punchthrough access method |
8513083, | Aug 26 2011 | GLOBALFOUNDRIES U S INC | Methods of forming an anode and a cathode of a substrate diode by performing angled ion implantation processes |
8514605, | Oct 20 2008 | Seagate Technology LLC | MRAM diode array and access method |
8514608, | Jul 07 2009 | Seagate Technology LLC | Bipolar select device for resistive sense memory |
8638597, | Dec 02 2008 | Seagate Technology LLC | Bit line charge accumulation sensing for resistive changing memory |
8648426, | Dec 17 2010 | Seagate Technology LLC | Tunneling transistors |
8653590, | Aug 30 2010 | STMicroelectronics S.r.l. | Vertical-conduction integrated electronic device and method for manufacturing thereof |
8871600, | Nov 11 2011 | GLOBALFOUNDRIES Inc | Schottky barrier diodes with a guard ring formed by selective epitaxy |
8921211, | Aug 30 2010 | STMicroelectronics S.r.l. | Vertical-conduction integrated electronic device and method for manufacturing thereof |
9018635, | Aug 30 2010 | STMICROELECTRONICS S R L | Integrated electronic device with edge-termination structure and manufacturing method thereof |
9030867, | Oct 20 2008 | Seagate Technology LLC | Bipolar CMOS select device for resistive sense memory |
9142646, | Aug 30 2010 | STMicroelectronics S.r.l. | Integrated electronic device with edge-termination structure and manufacturing method thereof |
9142666, | Aug 30 2010 | STMicroelectronics S.r.l. | Integrated electronic device and method for manufacturing thereof |
9209293, | Dec 20 2012 | Industrial Technology Research Institute | Integrated device having MOSFET cell array embedded with barrier Schottky diode |
9257550, | Aug 30 2010 | STMicroelectronics S.r.l. | Integrated electronic device and method for manufacturing thereof |
9467047, | May 31 2011 | Semiconductor Energy Laboratory Co., Ltd. | DC-DC converter, power source circuit, and semiconductor device |
Patent | Priority | Assignee | Title |
4967243, | Jul 19 1988 | Fairchild Semiconductor Corporation | Power transistor structure with high speed integral antiparallel Schottky diode |
4969027, | Jul 18 1988 | Fairchild Semiconductor Corporation | Power bipolar transistor device with integral antisaturation diode |
5111253, | May 09 1989 | Lockheed Martin Corporation | Multicellular FET having a Schottky diode merged therewith |
5264713, | Jun 14 1991 | WOLFSPEED, INC | Junction field-effect transistor formed in silicon carbide |
5506421, | Nov 24 1992 | Cree, Inc | Power MOSFET in silicon carbide |
5550397, | Feb 16 1993 | Lucent Technologies Inc | Metal oxide semiconductor transistors having a polysilicon gate electrode with nonuniform doping in source-drain direction |
6097046, | Apr 30 1993 | Texas Instruments Incorporated | Vertical field effect transistor and diode |
6624082, | Jul 13 1998 | Mattson Technology, Inc. | Systems and methods for two-sided etch of a semiconductor substrate |
6693308, | Feb 22 2002 | Power Integrations, Inc | Power SiC devices having raised guard rings |
6767783, | Jul 12 2001 | MISSISSIPPI STATE UNIVERSITY MSU | Self-aligned transistor and diode topologies in silicon carbide through the use of selective epitaxy or selective implantation |
6841812, | Nov 09 2001 | Rutgers, The State University of New Jersey | Double-gated vertical junction field effect power transistor |
7078781, | Mar 25 2002 | Kabushiki Kaisha Toshiba | High-breakdown-voltage semiconductor device |
20020047124, | |||
20030042538, | |||
20070015308, | |||
DE10161139, | |||
EP1204145, | |||
WO9857374, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 12 2007 | SemiSouth Laboratories, Inc. | (assignment on the face of the patent) | / | |||
Jun 12 2007 | Mississippi State University | (assignment on the face of the patent) | / | |||
Nov 30 2009 | SEMISOUTH LABORATORIES, INC | BLUECREST VENTURE FINANCE MASTER FUND LIMITED | SECURITY AGREEMENT | 023691 | /0114 | |
Jul 18 2011 | BLUECREST VENTURE FINANCE MASTER FUND LIMITED | SEMISOUTH LABORATORIES, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 026645 | /0351 | |
Aug 08 2011 | SEMISOUTH LABORATORIES, INC | SS SC IP, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 026957 | /0115 | |
Dec 14 2012 | SS SC IP, LLC | Power Integrations, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 030740 | /0368 |
Date | Maintenance Fee Events |
Feb 10 2011 | STOL: Pat Hldr no Longer Claims Small Ent Stat |
Jan 17 2012 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Apr 08 2016 | REM: Maintenance Fee Reminder Mailed. |
Jun 24 2016 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jun 24 2016 | M1555: 7.5 yr surcharge - late pmt w/in 6 mo, Large Entity. |
Feb 17 2020 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 26 2011 | 4 years fee payment window open |
Feb 26 2012 | 6 months grace period start (w surcharge) |
Aug 26 2012 | patent expiry (for year 4) |
Aug 26 2014 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 26 2015 | 8 years fee payment window open |
Feb 26 2016 | 6 months grace period start (w surcharge) |
Aug 26 2016 | patent expiry (for year 8) |
Aug 26 2018 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 26 2019 | 12 years fee payment window open |
Feb 26 2020 | 6 months grace period start (w surcharge) |
Aug 26 2020 | patent expiry (for year 12) |
Aug 26 2022 | 2 years to revive unintentionally abandoned end. (for year 12) |