A series pass transistor voltage regulator is described having a main power source and an auxiliary power source. When the main power source voltage falls to a level the regulator can no longer use, the regulator seamlessly draws power from the auxiliary source. A voltage dropping circuit of two series-coupled diodes allows for a single feedback control amplifier to control the regulator's pass transistors in series with the main and auxiliary power sources.
|
1. A voltage regulator switch mechanism comprising:
a first pass transistor, having a control terminal, and coupled between a first power supply node and an output node;
a second pass transistor, having a control terminal, and coupled between a second power supply node and the output node;
a differential amplifier having an input coupled to the output node and an output coupled to the control terminal of the first pass transistor; and
a voltage dropping circuit connected between the output of the amplifier and the second pass transistor control terminal for switching between the first power supply node and the second supply node when the value of the first power supply drops below the value associated with the voltage dropping circuit such that the voltage dropping circuit turns on the second pass transistor.
2. The voltage regulator switch mechanism of
3. The voltage regulator switch mechanism of
4. The voltage regulator switch mechanism of
5. The voltage regulator switch mechanism of
6. The voltage regulator switch mechanism of
a âTâ network of a pair of steering diodes and a resistive element coupled between the first and second input nodes and the control terminal of the second pass transistor.
7. The voltage regulator switch mechanism of
8. The voltage regulator switch mechanism of
9. The voltage regulator switch mechanism of
a first protection diode coupled between the first pass transistor and the output node; and
a second protection diode coupled between the second pass transistor and the output node.
|
This application claims the benefit of U.S. Provisional Application No. 60/614,961, filed Sep. 30, 2004.
The present invention relates to power supplies generally and, more particularly, to voltage regulators.
Industry standards have been widely relied upon in the design and manufacture of a number of computer system components and functions. One particular example is computer bus architectures. Generally speaking, computer bus architectures are concerned with the interface and communication between processing, memory and input/output computer system components. One commonly-used bus interface is defined as “Peripheral Component Interconnect” (PCI). At the time it was developed, PCI was a very advanced, high-performance parallel bus standard. More recently, a newer bus standard has been developed to more fully utilize new communication technologies (e.g., packet-based, point-to-point communication). This standard is referred to as “PCI Express”.
This newer PCI Express standard defines the auxiliary power (Vaux) to be at the same voltage level as the primary power supply. That is, the auxiliary power is defined as 3.3 Vaux, with the primary supply being +3.3V. The use of the same voltage levels makes it significantly more difficult to design a seamless Vaux switch mechanism for the PCI Express standard. In the prior PCI standard (PCI 2.2 in particular), the primary supply was maintained at a voltage level of 5.0 volts, with Vaux at 3.3 volts. There exists a variety of commercially-available products capable of providing relatively seamless switching between these two different power supplies. The ability to “seamlessly” switch (i.e., abruptly switching sources without any interruption in supplied voltage) to and from Vaux is an important capability for PCI Express add-in cards.
Prior art arrangements that are intended for the older PCI 2.2 standard typically add more circuitry, complexity and cost to the power supply by performing the primary/Vaux power supply switching as a stand-alone function on the power input lines. Moreover, existing prior art devices do not allow a voltage offset for the switch between the primary and Vaux power supplies while operating both rails at 3.3 volts. Such an offset is highly desirable in the PCI Express environment to ensure that the plug-in card operates on the correct supply at all times, even if the supplies are at the far limits of their respective tolerance ranges.
The need remaining in the prior art is addressed by the present invention, which relates to power supplies generally and, more particularly, to voltage regulators.
In accordance with the present invention, a voltage regulator is constructed to include a first pass transistor coupled between a first power supply node and the output, and a second pass transistor coupled between a second power supply node and the output. A differential amplifier is coupled between the output node and a control terminal of the first pass transistor, with a voltage dropping circuit connected between the output of the differential amplifier and a control terminal of the second pass transistor.
In one embodiment of the present invention, a closed-loop linear series voltage regulator coupled between the primary supply and the regulated output line is supplemented by a second series drop element disposed between the Vaux power supply and the same regulated output. One or more diodes are coupled between the primary control line and the Vaux control line to provide the desired voltage offset. In a particular arrangement, switching transistors are utilized as the series drop elements.
Various embodiments of the present invention may be formed in either bipolar or MOS technology, with additional components used to insure proper operation under a variety of different circumstances.
Other and further aspects and embodiments of the present invention will become apparent during the course of the following discussion and by reference to the accompanying drawings.
Referring now to the drawings, where like numerals represent like elements in different embodiments,
As shown, the emitter of first transistor 12 is coupled to primary voltage supply rail 16, where in the case of PCI-Express, the primary voltage is maintained at +3.3 volts. To complete the circuit, the collector of first transistor 12 is coupled to output voltage rail 14, supplying a voltage level of, for example, of 1 volt.
In accordance with the present invention, a second linear drop element, shown as transistor 18 and a pair of diodes 20, 22 are added to the voltage regulator to provide the desired Vaux switching function. As shown, second transistor 18 is connected between a Vaux voltage input supply rail 24 and Vout regulated voltage output rail 14. Diodes 20 and 22 are connected in series between the base of second transistor 18 and the base of first transistor 12. The voltage drop vd across each of these diodes (on the order of, for example, 0. 5 volts) is therefore sufficient to provide a voltage drop exceeding the 0.6 volt tolerance difference desired between the primary +3.3 volt source and the 3.3 Vaux source, with sufficient headroom remaining to control the power devices. It is to be understood that the use of a pair of such diodes is exemplary only, with more or less diodes or other voltage-dropping elements used (as necessary) to provide the desired amount of offset for the switching function.
As required by the PCI Express standard, if 3.3 Vaux is not present, the arrangement of
Once the +3.3 voltage level is regained along primary supply rail 16, the control signal output from amplifier 10 will increase, following the increase along primary supply rail 16 and regulation will seamlessly be resumed again through first transistor 12, with second transistor 18 simultaneously turning “off”. Thus, in accordance with the teachings of the present invention, the utilization of the switching transistors and diode drops, in combination with the closed-loop voltage regulator, allows for seamless transition between the primary voltage supply and the Vaux power supply.
As mentioned above, the voltage regulator of the present invention may be formed of MOS devices in place of bipolar devices.
It is to be understood that various modifications may be made to the present invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specification embodiments disclosed in the specification and claims. Rather, the scope of the present invention is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.
Patent | Priority | Assignee | Title |
11043488, | Jan 24 2019 | Western Digital Technologies, Inc. | High voltage protection for high-speed data interface |
11581305, | Jan 24 2019 | Western Digital Technologies, Inc. | High voltage protection for high-speed data interface |
7734953, | Jun 12 2006 | American Megatrends, Inc. | Redundant power solution for computer system expansion cards |
Patent | Priority | Assignee | Title |
5412716, | May 03 1993 | AT&T IPM Corp | System for efficiently powering repeaters in small diameter cables |
5559423, | Mar 31 1994 | Nortel Networks Limited | Voltage regulator including a linear transconductance amplifier |
5752046, | Jan 14 1993 | Apple Inc | Power management system for computer device interconnection bus |
5864225, | Jun 04 1997 | Fairchild Semiconductor Corporation | Dual adjustable voltage regulators |
5898844, | Sep 13 1996 | International Business Machines Corporation | Data processing system including a hot-plug circuit for receiving high-power adaptor cards |
6462926, | Dec 15 1999 | CIENA LUXEMBOURG S A R L ; Ciena Corporation | Low loss diode-oring circuit |
6513128, | Nov 30 1999 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Network interface card accessible during low power consumption mode |
6560713, | Dec 31 1998 | Intel Corporation | Computer power management system using auxiliary power supply during sleep state to provide power to all devices if sufficient and reducing load if not sufficient |
6580710, | Nov 19 1999 | AT&T Corp. | Method and apparatus for facilitating intra-premises voice and data distribution using existing in-place POTS telephone lines |
6681335, | Jun 26 2000 | Intel Corporation | System for controlling power plane of a printed circuit board by using a single voltage regulator to control switches during first and second power modes |
6780018, | Jul 14 2003 | Hon Hai Precision Ind. Co., Ltd. | Electrical connector with power module |
6800962, | Jan 16 2002 | Adtran, Inc. | Method and apparatus for forced current sharing in diode-connected redundant power supplies |
7221106, | Oct 19 1999 | X-L Synergy | Cordset based appliance controller |
20020141492, | |||
20040217653, | |||
20050022035, | |||
20050022036, | |||
20050034045, | |||
20050060587, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 27 2005 | BLAHA, MATTHEW | AGERE Systems Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016734 | /0322 | |
Jul 05 2005 | Agere Systems Inc. | (assignment on the face of the patent) | / | |||
May 06 2014 | LSI Corporation | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 032856 | /0031 | |
May 06 2014 | Agere Systems LLC | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 032856 | /0031 | |
Aug 04 2014 | Agere Systems LLC | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 035365 | /0634 | |
Feb 01 2016 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Agere Systems LLC | TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS RELEASES RF 032856-0031 | 037684 | /0039 | |
Feb 01 2016 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | LSI Corporation | TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS RELEASES RF 032856-0031 | 037684 | /0039 | |
Feb 01 2016 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | BANK OF AMERICA, N A , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 037808 | /0001 | |
Jan 19 2017 | BANK OF AMERICA, N A , AS COLLATERAL AGENT | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS | 041710 | /0001 | |
May 09 2018 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | MERGER SEE DOCUMENT FOR DETAILS | 047195 | /0827 | |
Sep 05 2018 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED AT REEL: 047195 FRAME: 0827 ASSIGNOR S HEREBY CONFIRMS THE MERGER | 047924 | /0571 |
Date | Maintenance Fee Events |
Jul 07 2009 | ASPN: Payor Number Assigned. |
Jun 27 2012 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jun 24 2016 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 14 2020 | REM: Maintenance Fee Reminder Mailed. |
Mar 01 2021 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jan 27 2012 | 4 years fee payment window open |
Jul 27 2012 | 6 months grace period start (w surcharge) |
Jan 27 2013 | patent expiry (for year 4) |
Jan 27 2015 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 27 2016 | 8 years fee payment window open |
Jul 27 2016 | 6 months grace period start (w surcharge) |
Jan 27 2017 | patent expiry (for year 8) |
Jan 27 2019 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 27 2020 | 12 years fee payment window open |
Jul 27 2020 | 6 months grace period start (w surcharge) |
Jan 27 2021 | patent expiry (for year 12) |
Jan 27 2023 | 2 years to revive unintentionally abandoned end. (for year 12) |