An optimized output voltage circuit and technique obtainable without trimming is set forth. A voltage reference circuit and method devoid of trim resistors comprising a high gain amplifier, a plurality of bandgap resistors, and at least a plurality of bipolar devices interconnected across circuitry in a predetermined configuration having emitter areas greater than traditional emitter areas of traditional bipolar devices is set forth.
|
8. A method of improving a voltage reference circuit design to eliminate circuit trimming for a circuit producing a bandgap voltage (VBG) to a first order, which approximates a predetermined designed bandgap voltage (VBGDESIGN), comprising:
removing resistors and diodes associated with trimming,
repositioning each bandgap resistor to be horizontally positioned at a linear distance of at least 200 μm from a proximate power device, and,
replacing MOS devices with bipolar devices in a predetermined configuration.
7. A voltage reference circuit devoid of trim resistors comprising a high gain amplifier, two or more bandgap resistors each being horizontally positioned at a linear distance of at least 200 μm from a proximate power device, and four or more bipolar devices interconnected across circuitry in a predetermined configuration capable to produce a bandgap voltage (VBG), to a first order, approximating a predetermined designed bandgap voltage (VBGDESIGN), wherein each emitter area of each of the bipolar devices is greater than a traditional emitter area of a traditional bipolar device in one of a brokaw cell, traditional bandgap circuit or an equivalent thereto, whereby the circuit is operable connected with an output stage circuit having a comparator, output driver, and feedback resistors RA and RB, wherein the feedback resistances are arranged and configured to be at a linear distance of at least 200 μm from a proximate heating source.
1. A bandgap circuit devoid of a trim resistors comprising a high gain amplifier, a plurality of bandgap resistors, and at least four bipolar devices interconnected across circuitry in a predetermined configuration capable to produce a bandgap voltage (VBG), to a first order, approximating a predetermined designed bandgap voltage (VBGDESIGN), wherein individually, the emitter area of at least three or more of the four bipolar devices is greater than a traditional emitter area of an equivalent traditional bipolar device by a factor within a range of approximately 1.75 to 2.25, wherein the predetermined designed bandgap voltage (VBGDESIGN) approximates a voltage in the range of 1.15 to 1.35 volts and the bandgap voltage (VBG) approximates a voltage of within 10% of the designed bandgap voltage (VBGDESIGN), and wherein the plurality of bandgap resistors are configured to be horizontally positioned in relation to a heat source approximately situated beyond a linear distance of approximately 200 μm.
2. The circuit of
3. The circuit of
5. The circuit of
6. The circuit of
9. The method of
10. The method of
11. The method of
12. The method of
13. The method of
14. The method of
15. The method of
|
The present invention relates generally to voltage reference circuits and regulators, and more particularly, but not exclusively, to an optimized output voltage circuit and technique obtainable without trimming.
Often, a voltage regulator is designed to incorporate a trimming scheme at the internal voltage reference circuit and/or at its output circuit. These traditional designs are sought for various applications including supplying a reference voltage for an analog-to-digital converter (ADC), providing a voltage reference circuit permitting a user to select a voltage internally generated by the circuit, or applying a different externally generated voltage through the integrated circuit pins. A trimming scheme is typically desired to trim the internally generated voltage to ensure that it is within the planned or designed voltage tolerance. Trimming may be necessary in these traditional designs as often typical variations arising during fabrication can result in certain of the fabricated integrated circuits (i.e., ICs, wafers, fabricated circuits, etc.) to have performance attributes which generate inaccurate voltage levels in operation. The resulting trimming may involve 2, 3, or more pins on the circuit to correct the voltage inaccuracy by receiving an external voltage source, providing an output for the internally generated voltage, and receiving trimming voltages used to trim the internally generated reference, for instance.
Various trimming techniques are known in the art such and include laser-trimming, digital potentiometers, using either resistors fabricated alongside active devices on an integrated-circuit die or trimmable discrete devices, and implementing a rejustor. Other trimming schemes may include flash memory based programmable logic approaches that require dedicated footprint or area of the integrated circuit. Further, programmable logic trimming techniques further require an accurately programmed logic to ensure trimming is limited to the necessary limits. However, common to each of these traditional techniques is added production burdens on resources of time, cost and/or pins of an integrated circuit, the latter of which is often at a premium in modern designs.
Unfortunately, each of these traditional techniques also typically requires extensive testing at the wafer level which accounts for a substantial portion of the product development cost of a wafer fabrication process.
The cell of
The bandgap voltage accuracy in circuits similar to the traditional circuit of
The bandgap circuit of
As continues to be understood in the art, the necessity of trimming bandgap cells remains a costly and time-consuming effort. Accordingly, it is desired to eliminate the need for bandgap circuit trimming, reduce testing time, and lessen associated expenses, while improving the bandgap voltage accuracy of bandgap type produced circuits. It is also desired to mitigate heat effects in related circuitry so as to reduce bandgap voltage inaccuracies. The present invention, in accordance with its various implementations herein, addresses such needs.
In one implementation of the present invention, a method of improving a voltage circuit design to eliminate circuit trimming for a circuit producing a bandgap voltage (VBG) to a first order, which approximates a predetermined designed bandgap voltage (VBGDESIGN), comprising: removing resistors and diodes associated with trimming, repositioning each bandgap resistor to be horizontally positioned at a linear distance of at least 150 μm from a proximate power device, and, replacing MOS devices with bipolar devices in a predetermined configuration, is set forth.
In another implementation of the present invention, a voltage circuit devoid of trim resistors comprising a high gain amplifier, a plurality of bandgap resistors, and at least a plurality of bipolar devices interconnected across circuitry in a predetermined configuration capable to produce a bandgap voltage (VBG), to a first order, approximating a predetermined designed bandgap voltage (VBGDESIGN), wherein an emitter area of at least two or more of the bipolar devices is greater than a traditional emitter area of at least two traditional bipolar devices, is set forth.
In another implementation of the present invention, a voltage regulator devoid of trimming is set forth.
The present invention relates generally to voltage reference circuits and regulators, and more particularly, but not exclusively, to an optimized output voltage circuit and technique obtainable without trimming.
The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
From
Optionally, the present invention, in a further implementation includes providing for operable connectability with an output stage circuit, reducing the resistance of one or more bandgap resistors, and testing the circuit, at 850.
The present invention is further advantageous over traditional methods as no trimming is required and inaccuracies of traditional circuits are overcome by the present invention. Time savings, costs savings, inventory and scrap savings are also readily anticipated by the present invention in an operational environment.
As used herein, it is envisioned that the present invention in one or more implementations may be hardware, software, firmware, or combinations thereof, in its composition and operation, and may therefore further comprise software, instructional code, other applications, and be a computer program product.
As used herein, the term “bandgap type circuit” when used, is intended to be a modified traditional band gap circuit, improved bandgap circuit, bandgap voltage reference circuit, low dropout regulator, voltage regulator, switch-mode voltage regulator, voltage referencing devices, thermal protection circuits, circuits based on the addition of two voltages having equal and opposite temperature coefficients, and associated designs, circuits, hardware, software, program code, scripts and electronic controllers for any of such.
As used herein, the terms comprises/comprising when used in the specification are intended to be and used to specify the presence of stated features, integers, steps or components, but do not otherwise preclude the presence or addition of one or more additional features, integers, steps, components or groups thereof.
As used herein, the term plurality when used in the specification and in the claims is intended to be and used to specify a quantity of two, three, four, five, six, or more of the described items associated with the term.
Various techniques and implementations of a bandgap circuit requiring no trimming have been described. Nevertheless, one of ordinary skill in the art will readily recognize that various modifications may be made to the implementations, and any variations would be within the spirit and scope of the present invention. For example, the above-described process flow is described with reference to a particular ordering of process actions. However, the ordering of many of the described process actions may be changed without affecting the scope or operation of the invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the following claims.
Patent | Priority | Assignee | Title |
9151804, | Apr 06 2012 | Dialog Semiconductor GmbH | On-chip test technique for low drop-out regulators |
9465086, | Apr 06 2012 | Dialog Semiconductor GmbH | On-chip test technique for low drop-out regulators |
Patent | Priority | Assignee | Title |
4638239, | Jan 24 1985 | Sony Corporation | Reference voltage generating circuit |
7038440, | Dec 10 2003 | STMICROELECTRONICS S R L | Method of limiting the noise bandwidth of a bandgap voltage generator and relative bandgap voltage generator |
7193454, | Jul 08 2004 | Analog Devices, Inc. | Method and a circuit for producing a PTAT voltage, and a method and a circuit for producing a bandgap voltage reference |
7236048, | Nov 22 2005 | National Semiconductor Corporation | Self-regulating process-error trimmable PTAT current source |
7400187, | Oct 02 2001 | National Semiconductor Corporation | Low voltage, low Z, band-gap reference |
7541862, | Dec 08 2005 | Nvidia Corporation | Reference voltage generating circuit |
Date | Maintenance Fee Events |
Nov 12 2013 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 20 2017 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 21 2021 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
May 11 2013 | 4 years fee payment window open |
Nov 11 2013 | 6 months grace period start (w surcharge) |
May 11 2014 | patent expiry (for year 4) |
May 11 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 11 2017 | 8 years fee payment window open |
Nov 11 2017 | 6 months grace period start (w surcharge) |
May 11 2018 | patent expiry (for year 8) |
May 11 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 11 2021 | 12 years fee payment window open |
Nov 11 2021 | 6 months grace period start (w surcharge) |
May 11 2022 | patent expiry (for year 12) |
May 11 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |