A liquid crystal display includes a first substrate; a second substrate facing the first substrate; a pair of field generating electrodes disposed on at least one of the first and the second substrates; and a liquid crystal layer disposed between the first and the second substrates; wherein the liquid crystal layer includes a liquid crystal composition including a polar compound, the polar compound including a compound represented by formula 1:
##STR00001##
wherein A represents
##STR00002##
X is a halogen, R1 is a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R2 is a c1-c5 alkyl group or a c1-c5 alkoxy group.
|
1. A liquid crystal display comprising:
a first substrate;
a second substrate facing the first substrate;
a pixel electrode disposed on the first substrate, the pixel electrode comprising a first sub-pixel electrode and a second sub-pixel electrode;
a first thin film transistor comprising a first gate electrode, a first source electrode and a first drain electrode electrically connected to the first sub-pixel electrode, and the first gate electrode configured to receive a first gate signal;
a second thin film transistor comprising a second gate electrode, a second source electrode and a second drain electrode electrically connected to the second sub-pixel electrode, and the second gate electrode configured to receive the first gate signal;
a third thin film transistor comprising a third gate electrode, a third drain electrode and a third source electrode electrically connected to the second sub-pixel electrode, and the third gate electrode configured to receive a second gate signal; and
a liquid crystal layer disposed between the first and the second substrates;
wherein the liquid crystal layer comprises a liquid crystal composition comprising a polar compound, the polar compound comprising a compound represented by formula 1:
##STR00025##
wherein A represents
##STR00026##
X represents a halogen, R1 represents a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R2 represents a c1-c5 alkyl group or a c1-c5 alkoxy group.
2. The liquid crystal display of
##STR00027##
wherein each of R3 and R4 independently represents a c1-c5 alkyl group,
a compound represented by formula 3:
##STR00028##
wherein each of R5 and R6 independently represents a c1-c5 alkyl group,
or a mixture thereof
3. The liquid crystal display of
4. The liquid crystal display of
5. The liquid crystal display of
6. The liquid crystal display of
7. The liquid crystal display of
8. The liquid crystal display of
9. The liquid crystal display of
10. The liquid crystal display of
##STR00029##
wherein R7 represents a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R8 represents a c1-c5 alkyl group or a c1-c5 alkoxy group,
a compound represented by formula 5:
##STR00030##
wherein R9 represents a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R10 represents a c1-c5 alkyl group or a c1-c5 alkoxy group,
or a mixture thereof.
11. The liquid crystal display of
##STR00031##
wherein X represents a halogen, R11 represents a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R12 represents a c1-c5 alkoxy group,
a compound represented by formula 7:
##STR00032##
wherein X represents a halogen, R13 is a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R14 represents a c1-c5 alkoxy group,
a compound represented by formula 8:
##STR00033##
wherein X represents a halogen, R15 is a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R16 represents a c1-c5 alkoxy group, and
a compound represented by formula 9:
##STR00034##
wherein X represents a halogen, R17 represents a substituted or unsubstituted c1-c10 alkyl group or a substituted or unsubstituted c1-c10 alkoxy group and R18 represents a c1-c5 alkoxy group,
or a mixture thereof
12. The liquid crystal display of
13. The liquid crystal display of
14. The liquid crystal display of
15. The liquid crystal display of
16. The liquid crystal display of
a step-down capacitor electrically connected to the third drain electrode; and
a step-up capacitor electrically connected to the third drain electrode and the second sub-pixel electrode.
17. The liquid crystal display of
18. The liquid crystal display of
19. The liquid crystal display of
20. The liquid crystal display of
|
This application claims priority to Korean Patent Application No. 10-2009-0018169, filed on Mar. 3, 2009, all the benefits accruing therefrom under 35 U.S.C. §119, the content of which is herein incorporated by reference.
(a) Field of the Invention
The present disclosure relates to a liquid crystal display.
(b) Description of the Related Art
A liquid crystal display is a widely used type of flat panel display. A liquid crystal display includes two display panels on which field generating electrodes, such as a pixel electrode and common electrode, are disposed, and includes a liquid crystal layer, which is interposed between the panels. In a liquid crystal display, voltages are applied to the field generating electrodes so as to generate an electric field over a liquid crystal layer, and then the alignment of liquid crystal molecules of the liquid crystal layer is determined by the electric field. Accordingly, the polarization of incident light is controlled, thereby displaying an image.
In a liquid crystal display, it is very desirable to provide a liquid crystal material suitable for control of the transmittance of light and display of a desired image. Particularly, the driving frequency of the liquid crystal display may be a criterion for determining the motion picture display quality, and techniques have been developed in order to drive the liquid crystal display with a high driving frequency, such as 60 Hz, 120 Hz or 240 Hz, for example.
In an exemplary embodiment, disclosed is a liquid crystal display including a first substrate, a second substrate facing the first substrate, a pair of field generating electrodes disposed on at least one of the first and the second substrates, and a liquid crystal layer disposed between the first and the second substrates. The liquid crystal layer includes a liquid crystal composition containing a polar compound, the polar compound including a compound represented by Formula 1:
##STR00003##
wherein A represent;
##STR00004##
X represents a halogen, R1 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R2 represents a C1-C5 alkyl group or a C1-C5 alkoxy group.
The liquid crystal composition may further contain a neutral compound, and the neutral compound may include a compound represented by Formula 2:
##STR00005##
wherein each of R3 and R4 independently represents a C1-C5 alkyl group,
a compound represented by Formula 3:
##STR00006##
wherein each of R5 and R6 independently represents a C1-C5 alkyl group, or a mixture thereof.
The content of the compound represented by the Formula 1 may be about 5 weight percent (wt %) to about 15 wt %, and the content of the compound represented by the Formula 2, the content of the compound represented by the Formula 3 or the content of the mixture thereof may be about 20 wt % to about 30 wt %, based on the total weight of the liquid crystal composition.
The liquid crystal display may have a driving frequency of about 240 hertz (Hz).
The liquid crystal layer may have a thickness of about 3.1 micrometers (μm) to about 3.3 μm.
The liquid crystal composition may have a refractive anisotropy (Δn) of about 0.100 to about 0.103.
The liquid crystal composition may have a dielectric anisotropy (Δε) of about −3.2 to about −2.7.
The liquid crystal composition may have a rotational viscosity of about 90 millipascal seconds (mPa·s) to about 125 mPa·s.
The liquid crystal composition may have a phase transition temperature Tni of about 72° C. to about 80° C.
The neutral compound may further contain a compound represented by Formula 4:
##STR00007##
wherein R7 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R8 represents a C1-C5 alkyl group or a C1-C5 alkoxy group, a compound represented by Formula 5:
##STR00008##
wherein R9 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R10 represents a C1-C5 alkyl group or a C1-C5 alkoxy group, or a mixture thereof.
The polar compound may further contain at least one compound selected from a compound represented by Formula 6:
##STR00009##
wherein X represents a halogen, R11 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R12 represents a C1-C5 alkoxy group, a compound represented by Formula 7:
##STR00010##
wherein X represents a halogen, R13 is a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R14 represents a C1-C5 alkoxy group, a compound represented by Formula 8:
##STR00011##
wherein X represents a halogen, R15 is a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R16 represents a C1-C5 alkoxy group, and a compound represented by Formula 9:
##STR00012##
wherein X represents a halogen, R17 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R18 represents a C1-C5 alkoxy group, or a mixture thereof.
The field generating electrode may include a pixel electrode, and the pixel electrode may include a first sub-pixel electrode and a second sub-pixel electrode.
The liquid crystal display may further include a first thin film transistor comprising a first gate electrode, a first source electrode and a first drain electrode electrically connected to the first sub-pixel electrode, a second thin film transistor containing a second gate electrode, a second source electrode and a second drain electrode electrically connected to the second sub-pixel electrode, and a third thin film transistor containing a third gate electrode, a third drain electrode and a third source electrode electrically connected to the second sub-pixel electrode.
A first gate signal may be applied to the first and the second gate electrodes, a second gate signal may be applied to the third gate electrode, a same data signal may be applied to the first and the second source electrodes and the second drain electrode and the third source electrode may be electrically connected to each other.
The liquid crystal display may further include a step-down capacitor electrically connected to the third drain electrode, and a step-up capacitor electrically connected to the third drain electrode and the second sub-pixel electrode.
In a liquid crystal display having a high driving frequency, such as about 240 Hz or the like, the response time and the motion picture defects may decrease, and the surface and the linear afterimages may be reduced.
The above and other aspects, advantages and features of this disclosure will become more apparent by describing in further detail exemplary embodiments thereof with reference to the accompanying drawings, in which:
The present invention will be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention. In the drawings, irrelevant portions are omitted to more clearly describe the present invention, and like reference numerals designate like elements throughout the specification. Furthermore, additional detailed description of well-known art is omitted for clarity.
In the drawings, the thickness of layers, films, panels, regions, etc., are exaggerated for clarity. It will be understood that when an element such as a layer, film, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present. On the contrary, it will be understood that when an element such as a layer, film, region or substrate is referred to as being “under” another element, it can be directly under the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly under” another'element, there are no intervening elements present.
It will be understood that, although the terms first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” or “includes” and/or “including” when used in this specification, specify the presence of stated features, regions, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions, integers, steps, operations, elements, components, and/or groups thereof.
Furthermore, relative terms, such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in one of the figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower,” can therefore, encompasses both an orientation of “lower” and “upper,” depending on the particular orientation of the figure. Similarly, if the device in one of the figures is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The exemplary terms “below” or “beneath” can, therefore, encompass both an orientation of above and below.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure, and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
Exemplary embodiments are described herein with reference to cross section illustrations that are schematic illustrations of idealized embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments described herein should not be construed as limited to the particular shapes of regions as illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated or described as flat may, typically, have rough and/or nonlinear features. Moreover, sharp angles that are illustrated may be rounded. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region and are not intended to limit the scope of the present claims.
A liquid crystal composition according to an exemplary embodiment will be now described in further detail.
A liquid crystal composition according to an exemplary embodiment may be used in a liquid crystal display, which is driven at a high driving frequency, such as 240 hertz (Hz) or the like, and includes a polar compound containing a compound represented by Formula 1.
##STR00013##
In the Formula 1, A represents
##STR00014##
and X represents a halogen, R1 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R2 represents a C1-C5 alkyl group or a C1-C5 alkoxy group. The substituent may be a C1-C5 alkyl group. In an embodiment, the halogen may be F or Cl.
While not wanting to be bound by theory, in the compound represented by Formula 1, the elastic constant K is increased due to the rigid ring structure thereof, and when the rotational viscosity of the liquid crystal composition is lowered, the elastic constant K may be minimized. Furthermore, as the compound represented by Formula 1 contains double bonds, it may improve the rotational viscosity of the liquid crystal composition. In addition, since the compound represented by Formula 1 may have increased polarity, the liquid crystal composition may contain a neutral compound and in an embodiment wherein the content of the neutral compound is increased, the rotational viscosity of the composition is reduced.
In an embodiment, the double bonds of the compound represented by Formula 1 are sterically hindered compared with a commercially available neutral compound with alkenyl groups, and hence, may have lowered reactivity or lowered affinity with ionic impurities compared with the commercially available neutral compounds. Accordingly, use of a composition comprising the compound represented by the Formula 1 may reduce linear afterimages as compared a composition comprising a commercially available neutral compound with alkenyl groups. Comparing a liquid crystal display, which operates at about 240 Hz, to a liquid crystal display, which operates at about 120 Hz, a concentration of the ionic impurities, which are not adsorbed onto the alignment layer and may float or be suspended in the liquid crystal layer, may increase. Accordingly, since the ionic impurities tend to be collimated as lines due to the lateral electric field, the quantity of linear afterimages may be further reduced.
The polar compound, particularly a compound represented by Formula 1, may be contained in an amount of about 1 weight percent (wt %) to about 20 wt %, specifically about 5 wt % to about 15 wt %, more specifically about 10 wt % of the liquid crystal composition. Within this range, the afterimages of the liquid crystal display, which has a high driving frequency of about 240 Hz, or the like may be reduced or effectively prevented.
The liquid crystal composition may further contain a neutral compound, and the neutral compound may include a compound represented by Formula 2, a compound represented by Formula 3 or a mixture thereof.
##STR00015##
In Formula 2, each of R3 and R4 independently represent a C1-C5 alkyl group.
##STR00016##
In Formula 3, each of R5 and R6 independently represent a C1-C5 alkyl group.
The neutral compound, particularly a compound represented by Formula 2 or Formula 3, may be contained in an amount of about 10 wt % to about 40 wt %, specifically about 20 wt % to about 30 wt %, more specifically about 25 wt % of the liquid crystal composition. Also, a mixture comprising the compound represented by Formula 2 and Formula 3 may be contained in an amount of about 10 wt % to about 40 wt %, specifically about 20 wt % to about 30 wt %, more specifically about 25 wt % of the liquid crystal composition. When included in this range, afterimages in the liquid crystal display, which operates at a high driving frequency of about 240 Hz, or the like, may be reduced or effectively prevented.
The neutral compound may further contain a compound represented by Formula 4, a compound represented by Formula 5 or a mixture thereof.
##STR00017##
In Formula 4, R7 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R8 represents a C1-C5 alkyl group or a C1-C5 alkoxy group.
##STR00018##
In Formula 5, R9 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R10 represents a C1-C5 alkyl group or a C1-C5 alkoxy group.
For example, the compound represented by Formula 4 may be contained in an amount of about 1 wt % to about 20 wt %, specifically about 3 wt % to about 13 wt %, more specifically about 8 wt % of the liquid crystal composition. Furthermore, the compound represented by the Formula 5 may be contained in an amount of about 1 wt % to about 20 wt %, specifically about 3 wt % to about 10 wt %, more specifically about 6 wt % of the liquid crystal composition.
The liquid crystal composition may contain at least one compound selected from the group consisting of a polar compound represented by Formula 6, a polar compound represented by Formula 7, a polar compound represented by Formula 8, a polar compound represented by Formula 9 and the like.
##STR00019##
In Formula 6, X represents a halogen, R11 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or non-substituted C1-C10 alkoxy group and R12 represents a C1-C5 alkoxy group. In an embodiment, X represents F or Cl.
##STR00020##
In Formula 7, X represents a halogen, R13 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R14 represents a C1-C5 alkoxy group. In an embodiment, X represents F or Cl.
##STR00021##
In the Formula 8, X represents a halogen, R15 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R16 represents a C1-C5 alkoxy group. In an embodiment, X represents F or Cl.
##STR00022##
In Formula 9, X represents a halogen, R17 represents a substituted or unsubstituted C1-C10 alkyl group or a substituted or unsubstituted C1-C10 alkoxy group and R18 represents a C1-C5 alkoxy group. In an embodiment, X represents F or Cl.
For example, the compound represented by the Formula 6 may be contained in an amount of about 5 wt % to about 40 wt %, specifically about 10 wt % to about 20 wt %, more specifically about 15 wt % of the liquid crystal composition. Furthermore, the compound represented by Formula 7 may be contained in an amount of about 1 wt % to about 20 wt %, specifically about 3 wt % to about 13 wt %, more specifically about 8 wt % of the liquid crystal composition. The compound represented by Formula 8 may be contained in an amount of about 1 wt % to about 30 wt %, specifically about 7 wt % to 17 wt %, more specifically about 12 wt % of the liquid crystal composition. The compound represented by Formula 9 may be contained in an amount of about 1 wt % to about 30 wt %, specifically about 6 wt % to about 17 wt %, more specifically about 11 wt % of the liquid crystal composition.
The liquid crystal composition may be added into a liquid crystal display, which operates at a frequency of about 240 Hz, to maintain a certain cell gap. The cell gap may be selected to have a value, which reduces the afterimages, wherein the afterimages may be a ghost, bounce blur or tail blur, which may occur when motion pictures are displayed in a liquid crystal display, which operates at a frequency of about 120 Hz. The cell gap may be about 3.0 micrometers (μm) to about 3.5 μm, specifically about 3.1 μm to about 3.3 μm, more specifically about 3.2 μm. In an embodiment, ghost, bounce blur, tail blur or the like may be further reduced or effectively eliminated, and the contrast ratio may be further enhanced.
Furthermore, the refractive anisotropy (Δn) of the liquid crystal composition may be selected in consideration of the cell gap range. When the cell gap is about 3.1 μm to about 3.3 μm, the refractive anisotropy may be about 0.100 to about 0.103, and in this case, the lateral visibility may be further enhanced.
Meanwhile, the dielectric anisotropy (Δε) of the liquid crystal composition may be selected in view of the cell gap range so as to lower the rotational viscosity of the liquid crystal composition. When the cell gap is about 3.1 μm to about 3.3 μm, the dielectric anisotropy may be about −3.2 to about −2.7, and in this embodiment, the processing margin for lowering the rotational viscosity of the liquid crystal composition may be expanded.
The rotational viscosity of the liquid crystal composition may be about 80 millipascal seconds (mPa·s) to about 150 mPa·s, specifically about 90 mPa·s to 125 mPa·s, more specifically about 110 mPa·s. In this embodiment, when the liquid crystal display uses a high driving frequency of about 240 Hz, or the like, ghost, bounce blur, tail blur or the like may be further reduced or effectively eliminated.
The phase transition temperature (“Tni”) of the liquid crystal composition may be about 65° C. to about 90° C., more specifically about 72° C. to about 80° C. In this embodiment, the rotational viscosity of the liquid crystal composition is further prevented from being increased.
A liquid crystal display according to an exemplary embodiment will be now described in further detail with reference to
The liquid crystal display shown in
As shown in
When viewed from the equivalent circuit shown in
Referring to
The liquid crystal panel assembly according to an exemplary embodiment includes a plurality of signal lines, and a plurality of pixels PX electrically connected to the signal lines.
The respective pixels PX include a pair of sub-pixels, which in turn include first and second liquid crystal capacitors Clca and Clcb, respectively. The two sub-pixels include first and second gate lines GLa and GLb, a data line DL, and first, second and third switching elements Qa, Qb and Qc electrically connected to the first and second liquid crystal capacitors Clca and Clcb.
The first and second liquid crystal capacitors Clca and Clcb utilize first and second sub-pixel electrodes PEa and PEb of the lower panel 100 as a first terminal, respectively, and both the first and the second liquid crystal capacitors Clca and Clcb utilize a common electrode CE of the upper display panel 200 as a second terminal. The liquid crystal layer 3 is interposed between the first and second sub-pixel electrodes PEa and PEb and the common electrode CE functions as a dielectric. The pair of first and second sub-pixel electrodes PEa and PEb are separated from each other, and together form a pixel electrode PE. The common electrode CE is disposed on the entire surface of the upper display panel 200 so as to receive a common voltage Vcom. The liquid crystal layer 3 has a negative dielectric anisotropy, and liquid crystal molecules of the liquid crystal layer 3 may be, when an electric field is not applied thereto, aligned such that the directors thereof are standing vertical to the surface of the two display panels. The liquid crystal layer 3 may contain the previously-described liquid crystal composition. Differing from the embodiment of
In another embodiment, wherein color images are displayed, the respective pixels PX uniquely display one of the primary colors (spatial division), or the respective pixels PX alternately display the primary colors in a temporal order (temporal division) so as to make the desired colors be recognized by the spatial and temporal sums of the primary colors. The primary colors may be the three colors red, green and blue.
First and second polarizers 12 and 22 are provided on the outer surfaces of the lower and upper display panels 100 and 200 such that the polarization axes thereof may be perpendicular to each other. In an embodiment comprising a reflective liquid crystal display one of the first and second polarizers 12 and 22 may be omitted. In an embodiment wherein the polarizers are crossed polarizers, the light incident upon the liquid crystal layer 3 is interrupted when an electric field is not applied thereto.
Referring to
The gate driver 400 is electrically connected to the first and second gate lines GLa and GLb of the liquid crystal panel assembly 300, and applies gate signals, which comprise combinations of a gate on voltage Von and a gate off voltage Voff, to the first and second gate lines GLa and GLb.
The data driver 500 is electrically connected to the data lines DL of the liquid crystal panel assembly 300, and selects gray voltages from the gray voltage generator 800 and applies them to the data lines DL as data voltages. However, in an embodiment wherein the gray voltage generator 800 provides not all of the gray voltages but limited number of reference gray voltages, the data driver 500 divides the reference gray voltages to thereby generate the desired data voltages.
The signal controller 600 controls the gate driver 400, the data driver 500, etc.
The driving units, comprising the gate driver 400, the data driver 500, the signal controller 600 and the gray voltage generator 800 are directly mounted on the liquid crystal panel assembly 300 in the form of at least one integrated circuit (“IC”) chip, or attached to the liquid crystal panel assembly 300 in the form of a tape carrier package (“TCP”) while mounted on a flexible printed circuit film (not shown). The driving units, comprising the gate driver 400, the data driver 500, the signal controller 600 and the gray voltage generator 800 may be mounted on a separate printed circuit board (“PCB”, not shown). Alternatively, the driving units, comprising the gate driver 400, the data driver 500, the signal controller 600 and the gray voltage generator 800 may be integrated on the liquid crystal panel assembly 300 together with the first and second signal lines GLa and GLb, the data lines DL and the first, second and third thin film transistor switching elements Qa, Qb and Qc. Furthermore, the driving units, the comprising gate driver 400, the data driver 500, the signal controller 600 and the gray voltage generator 800 may be integrated in a single chip, and in this embodiment, at least one of the foregoing driving units or at least one circuit element thereof may be placed external to the single chip.
Referring to
The pixel PX includes first, second and third switching elements Qa, Qb and Qc, first and second liquid crystal capacitors Clca and Clcb, first and second storage capacitors Csta and Cstb, a step-down capacitor Cstd, and a step-up capacitor Cstu.
The first and the second switching elements Qa and Qb are electrically connected to the first gate line GLa and the data line DL respectively, and the third switching element Qc is electrically connected to the second gate line GLb.
The first and the second switching elements Qa and Qb are three terminal elements of thin film transistors provided on the lower display panel 100. The control terminals of the first and the second switching elements Qa and Qb are electrically connected to the first gate line GLa, and the input terminals thereof are electrically connected to the data lines DL, while the output terminals thereof are electrically connected to the first and the second liquid crystal capacitors Clca and Clcb and the first and the second storage capacitors Csta and Cstb, respectively.
The third switching element Qc is also a three terminal element of a thin film transistor provided on the lower display panel 100. The control terminal of the third switching element Qc is electrically connected to the second gate line GLb, the input terminal is electrically connected to the second liquid crystal capacitor Clcb, and the output terminal thereof is connected to the step-down capacitor Cstd and the step-up capacitor Cstu.
The first and the second storage capacitors Csta and Cstb are electrically connected to the first and the second switching elements Qa and Qb, respectively, and the first and the second storage electrode lines SLa and SLb, respectively, and serve to assist the first and the second liquid crystal capacitors Clca and Clcb. The first and the second storage capacitors Csta and Cstb are formed by overlapping the first and second storage electrode lines SLa and SLb and the pixel electrode PE provided on the lower display panel 100 with each other with an insulator interposed therebetween, and a selected voltage, such as a storage voltage, is applied to the first and second storage electrode lines SLa and SLb.
The step-down capacitor Cstd is electrically connected to the output terminal of the third switching element Qc and the second storage electrode line SLb, and formed by overlapping the second storage electrode line SLa and the output electrode of the third switching element Qc provided on the lower display panel 100 with each other and interposing an insulator therebetween.
The step-up capacitor Cstu is electrically connected to the output terminal of the third switching element Qc and the second liquid crystal capacitor Clcb, and is formed by overlapping the second sub-pixel electrode PEb and the output electrode of the third switching element Qc provided on the lower display panel 100 with each other and interposing an insulator therebetween. The step-up capacitor Cstu has a capacitance, which is less than a capacitance of the step-down capacitor Cstd.
The liquid crystal panel assembly shown in
The liquid crystal display shown in
In an embodiment, the liquid crystal display includes lower and upper display panels 100 and 200, a liquid crystal layer 3 sandwiched between the two lower and upper display panels 100 and 200 and first and second polarizers 12 and 22 attached to the outer surfaces of the lower and upper display panels 100 and 200. The liquid crystal layer 3 may contain the liquid crystal composition disclosed above.
The lower display panel 100 will be further described.
A plurality of gate conductors with a plurality of pairs of first and second gate lines 121a and 121b and a plurality of pairs of first and second storage electrode lines 131a and 131b are disposed on a first insulating substrate 110. The first gate line 121a has first and second gate electrodes 124a and 124b and a first gate end portion 129a, and the second gate line 121b has a third gate electrode 124c and a second gate end portion 129b.
The first storage electrode line 131a has a first storage electrode 137a extending upward and downward with respect to first storage line 131a, and stem line portions extended vertically relative to the first and second gate lines 121a and 121b. Furthermore, the first storage electrode line 131a has a light interception member 135 extending from the stem line portions and obliquely angled to the first and second gate lines 121a and 121b.
The second storage electrode line 131b has a second storage electrode 137b protruding upward and downward relative to second storage electrode line 131b.
A gate insulating layer 140 is disposed on the gate conductors, including first and second gate lines 121a and 121b and first and second storage lines 131a and 131b. First, second and third semiconductor islands 154a, 154b and 154c are disposed on the gate insulating layer 140, and overlaid with a plurality of first ohmic contacts (not shown), second ohmic contacts (not shown) and third primary and secondary ohmic contacts 163c and 165c.
Data conductors with a plurality of data lines 171 and a plurality of first, second and third drain electrodes 175a, 175b and 175c are disposed on the first primary and secondary ohmic contacts 163c and 165c and the gate insulating layer 140.
The data line 171 has a plurality of first and second source electrodes 173a and 173b, and a data wide end portion 179, which may be electrically connected with other layers or external driving circuits.
The first to the third drain electrodes 175a, 175b and 175c have first, second and third wide end, portions 177a, 177b and 177c at one side thereof, and bar-shaped end portions at the other side thereof. The first and second wide end portions 177a and 177b of the first and the second drain electrodes 175a and 175b are overlapped with the first and the second storage electrodes 137a and 137b, and the bar-shaped end portions thereof are partially surrounded by the first and the second source electrodes 173a and 173b. The wide end portion 177b of the second drain electrode 175b extends so as to form a bar-shaped third source electrode 173c. The third wide end portion 177c of the third drain electrode 175c is overlapped with the second storage electrode 137b, and the bar-shaped end portion thereof faces the third source electrode 173c.
The first, the second and the third gate electrodes 124a, 124b and 124c, the first, the second and the third source electrodes 173a, 173b and 173c and the first, the second and the third drain electrodes 175a, 175b and 175c form first, second and third thin film transistors (“TFTs”) Qa, Qb and Qc together with the first, the second and the third semiconductor islands 154a, 154b and 154c, and the channels of the thin film transistors are disposed at the first to third semiconductor islands 154a, 154b and 154c between the first to third source electrodes 173a, 173b and 173c and the first to third drain electrodes 175a, 175b and 175c, respectively.
A passivation layer 180 is disposed on the data conductors, including data lines 171 and first to third drain electrodes 175a, 175b and 175c, and the exposed portions of the semiconductors, including first to third semiconductor islands 154a, 154b and 154c.
The passivation layer 180 has a plurality of contact holes, including third, fourth and fifth contact holes 182, 185a and 185b exposing the end of data wide end portion 179 of the data line 171, the first wide end portion 177a of the first drain electrode 175a and the second wide end portion 177b of the second drain electrode 175b, respectively. The passivation layer 180 and the gate insulating layer 140 may have a plurality of contact holes, including first and second contact holes 181a and 181b exposing first and second gate end portions 129a and 129b of the first and second gate lines 121a and 121b, respectively.
The passivation layer 180 is overlaid with a pixel electrode 191 having first and second sub-pixel electrodes 191a and 191b, and a plurality of contact assistants, including first to third contact assistants 81a, 81b and 82.
The first sub-pixel electrode 191a has first and second vertical edges 192a and 192b facing each other, and two pairs of first to fourth primary oblique edges 192c, 192d, 192e and 192f neighboring to the first and second vertical edges 192a and 192b. The second sub-pixel electrode 191b also has a pair of vertical edges, third and fourth vertical edges 193a and 193b, which face each other, and two pairs of oblique edges, first to fourth secondary oblique edges 193c, 193d, 193e and 193f neighboring the third and fourth vertical edges 193a and 193b. The respective first to fourth vertical edges 192a, 192b, 193a and 193b are disposed parallel to the data line 171, and the respective first to fourth primary oblique edges 192c to 192f and 193c to 193f are obliquely angled to the first to fourth vertical edges 192a, 192b, 193a and 193b by about 45° or about 135°. The first and the second primary oblique edges 192c and 192d, and the first and second secondary oblique edges 193c and 193d meet each other at substantially a right angle, and the third and the fourth primary oblique edges 192e and 192f, and the third and fourth secondary oblique edges 193e and 193f meet each other at substantially a right angle.
The first and the second sub-pixel electrodes 191a and 191b are adjacent to each other in the column direction, and the first sub-pixel electrode 191a has a height, which is less than a height of the second sub-pixel electrode 191b.
The first sub-pixel electrode 191a has a first secondary cutout 91, and the second sub-pixel electrode 191b also has cutouts, specifically second to fourth secondary cutouts 92, 93 and 94.
First to fourth secondary cutouts 91, 92, 93 and 94 of the first and the second sub-pixel electrodes 191a and 191b are angled towards the first and second gate lines 121a and 121b by about 45°. The pixel electrode 191 is partitioned into several domains by way of the cutouts. The number of domains or cutouts may be selected depending upon the design factors such as a pixel size, the length ratio of the horizontal to the vertical edges of the pixel electrode, and the kind or characteristic of the liquid crystal layer 3.
The first and the second sub-pixel electrodes 191a and 191b are physico-electrically connected to the first and the second drain electrodes 175a and 175b through the fourth and fifth contact holes 185a and 185b to receive data voltages therefrom. Furthermore, the second sub-pixel electrode 191b is physico-electrically connected to the third source electrode 173c through the fifth contact hole 185b. Because the second sub-pixel electrode 191b is electrically connected to the second and the third drain electrodes 175b and 175c through the fifth contact hole 185b, it is desirable for it to have two contact holes, such as second and third 185a and 185b, per pixel. Accordingly, the aperture ratio may increase compared to the case where the second sub-pixel electrode 191b is electrically connected to the second and the third drain electrodes 175b and 175c through two different contact holes, respectively.
The first and the second sub-pixel electrodes 191a and 191b generate electric fields in association with the common electrode 270 of the upper display panel 200. Accordingly, the alignment direction of the liquid crystal molecules of the liquid crystal layer 3 between the pixel electrode 191 and the common electrode 270 is selected. The polarization of the light passing through the liquid crystal layer 3 is differentiated depending upon the selected alignment direction of the liquid crystal molecules. The pixel electrode 191 and the common electrode 270 form a liquid crystal capacitor, which may store the voltage applied thereto even after the thin film transistor turns off.
The first and the second sub-pixel electrodes 191a and 191b are overlapped with the first and second storage electrode lines 131a and 131b, including the first and the second storage electrodes 137a and 137b. The pixel electrode 191 is overlapped with the first and second storage electrode lines 131a and 131b so as to form a storage capacitor, which may improve the voltage storage capacity of the liquid crystal capacitor.
The second storage electrode 137b and the third wide end portion 177c of the third drain electrode 175c are overlapped with each other by interposing a gate insulating layer 140 therebetween so as to form a step-down capacitor Cstd, and the third wide end portion 177c of the third drain electrode 175c and the second sub-pixel electrode 191b are overlapped with each other by interposing a passivation layer 180 therebetween so as to form a step-up capacitor Cstu. As the passivation layer 180 has a thickness, which is greater than a thickness of the gate insulating layer 140, the step-down capacitor Cstd is greater in capacitance than the step-up capacitor Cstu.
As further described above, with a liquid crystal display according to an exemplary embodiment, the step-down capacitor Cstd and the step-up capacitor Cstu are formed using the second storage electrode 137b without separately forming a new storage electrode so that the aperture ratio may increase, compared to the embodiment wherein such a new storage electrode is separately provided to form the step-down capacitor Cstd and the step-up capacitor Cstu.
The first to third contact assistants 81a, 81b and 82 are electrically connected to the first and second gate end portions 129a and 129b of the first and second gate lines 121a and 121b and the data wide end portion 179 of the data line 171 through the first to third contact holes 181a, 181b and 182, respectively. The first to third contact assistants 81a, 81b and 82 may assist the adhesion of the first and second gate end portions 129a and 129b of the first and second gate lines 121a and 121b and the data wide end portion 179 of the data line 171 to external devices, and may protect them.
A first alignment layer 11 is disposed on the pixel electrode 191, the first to third contact assistants 81a, 81b and 82, and the passivation layer 180.
The upper display panel 200 will now be described in further detail.
A light blocking member 220 is disposed on a second insulating substrate 210. The light blocking member 220, also called a black matrix, substantially prevents or effectively eliminates the leakage of light.
A plurality of color filters 230 are disposed on the second insulating substrate 210. The color filters 230 are generally are within the area surrounded by the light blocking member 220, and may extend longitudinally along the columns of pixel electrodes 191 in the vertical direction. The respective color filters 230 may express one of three primary colors of red, green and blue.
An overcoat 250 is disposed on the color filters 230 and the light blocking member 220.
A common electrode 270 is disposed on the overcoat 250. A plurality of sets of cutouts, first to fifth primary cutouts 71, 72, 73, 73, 74 and 75 are disposed at the common electrode 270. The respective first to fifth primary cutouts 71 to 75 have at least one oblique portion disposed parallel to the first to fourth secondary cutouts 91 to 94 of the pixel electrode 191. Triangle-shaped notches are disposed at the oblique portions of the first to fifth primary cutouts 71 to 75 of the common electrode 270 and the first to fourth secondary cutouts 91 to 94 of the pixel electrode 191. Branches are disposed at the ends of the oblique portions of the first to fifth primary cutouts 71 to 75 of the common electrode 270 such that they are disposed roughly parallel to the data lines.
First and second alignment layers 11 and 21 are disposed on the inner surfaces of the lower and upper display panels 100 and 200, respectively.
The liquid crystal layer 3 has a negative dielectric anisotropy, and liquid crystal molecules of the liquid crystal layer 3 are aligned such that the directors thereof are standing vertical to the surface of the lower and upper display panels 100 and 200. The liquid crystal layer 3 may contain the previously-described liquid crystal composition.
When the first and second liquid crystal capacitors Clca and Clcb are charged, an electric field is generated substantially vertical to the surface of the lower and upper display panels 100 and 200. In response to the electric field, the liquid crystal molecules are inclined to be oriented such that the directors thereof are standing, vertical to the direction of the electric field.
Meanwhile, the first to fourth secondary cutouts 91 to 94 and first to fifth primary 71 to 75 of the pixel and the common electrodes 191 and 270 being the field generating electrodes, and the oblique edges of the pixel electrode 191 proceeding parallel thereto deform the electric fields, and make formation of horizontal components for determining the inclination direction of the liquid crystal molecules. The horizontal components of the electric field are standing vertical to the oblique edges of the first to fourth secondary cutouts 91 to 94 and first to fifth primary cutouts 71 to 75, and the oblique edges of the pixel electrode 191.
The set of common electrode cutouts, first to fifth primary cutouts 71 to 75 and the set of pixel electrode cutouts, first to fourth secondary cutouts 91 to 94 partition the pixel electrode 191 into a plurality of domains, each of which has two major edges obliquely angled to the major edges of the pixel electrode 191. The liquid crystal molecules over the respective pixel electrode domains are generally inclined in a direction vertical to the major edges thereof, and hence, roughly four inclination directions are made. As the inclination directions of the liquid crystal molecules are diversified, the reference viewing angle of the liquid crystal display may increase.
Meanwhile, a light interception member 135 is disposed along the first and the second primary-oblique edges 192c and 192d of the first sub-pixel electrode 191a, and the third and the fourth secondary oblique edges 193e and 193f of the second sub-pixel electrode 191b. The light interception member 135 has a plurality of steps 136 with horizontal and vertical portions 136a and 136b. The horizontal portion 136a is disposed parallel to the first and second gate lines 121a and 121b, and the vertical portion 136b is disposed parallel to the data line 171. As the polarization axis of the first and second polarizers 12 and 22 is angled toward the first to fourth primary oblique edges 192c to 192f and the first to fourth secondary oblique edges 193c to 193f by about 45° or about 135°, leakage of light may occur around the first to fourth primary oblique edges 192c to 192f and the first to fourth secondary oblique edges 193c to 193f. In an embodiment wherein the light interception member 135, which has steps 136, each with horizontal and vertical portions 136a and 136b standing parallel to the polarization axis of the first and second polarizers 12 and 22, is disposed at the first and the second primary oblique edges 192c and 192d of the first sub-pixel electrode 191a and the third and the fourth secondary oblique edges 193e and 193f of the second sub-pixel electrode 191b, the possible leakage of light at the borderline area between neighboring pixel electrodes 191 may be substantially prevented or effectively eliminated.
The horizontal and the vertical portions 136a and 136b of the step 136 may be identical in length with each other. The horizontal and the vertical portions 136a and 136b of the step 136 may have a length of about 4 micrometers (μm) to about 24 μm, specifically about 8 μm to about 12 μm respectively, more specifically about 10 μm, which is desirable for preventing the leakage of light.
A liquid crystal display according to an exemplary embodiment will be now described in further detail with reference to
The structure of the liquid crystal display shown in
The exemplary embodiments will be further described by way of Examples, which do not limit or define the scope or range of the embodiments, but exemplify the embodiments.
Example 1
A liquid crystal composition is prepared with about 10.5 weight percent (wt %) of the compound represented by the Formula 1, about 28.5 wt % of the compound represented by the Formula 2, about 8 wt % of the compound represented by the Formula 4, about 6.5 wt % of the compound represented by the Formula 5, about 15 wt % of the compound represented by the Formula 6, about 8 wt % of the compound represented by the Formula 7, about 12 wt % of the compound represented by the Formula 8, and about 11.5 wt % of the compound represented by the Formula 9. In the compound represented by Formula 1, A is:
##STR00023##
X is F, R1 is a methyl group and R2 is an ethoxy group. In the compound represented by Formula 2, R3 is a propyl group, and R4 is a butyl group. In Formula 4, R7 is a methyl group, and R8 is an ethoxy group. In the Formula 5, R9 is a methyl group, and R10 is an ethyl group. In Formula 6, X is F, R11 is a methyl group and R12 is an ethoxy group. In Formula 7, X is F, R13 is a methyl group and R14 is an ethoxy group. In Formula 8, X is F, R15 is a methyl group and R16 is an ethoxy group. In Formula 9, X is F, R15 is a methyl group and R16 is an ethyl group.
The liquid crystal display shown in
Comparative Example 1
A liquid crystal composition is prepared with about 3 wt % of the compound represented by the Formula 4, about 13 wt % of the compound represented by the Formula 5, about 9 wt % of the compound represented by the Formula 5, about 12 wt % of the compound represented by Formula 10, about 20 wt % of the compound represented by the Formula 6, about 18 wt % of the compound represented by the Formula 7, about 20 wt % of the compound represented by the Formula 8, and about 5 wt % of the compound represented by Formula 11. In the compound represented by the Formula 4, R7 is a methyl group, and R8 is an ethoxy group. In the comparative example prepared with 13 wt % of the compound represented by the Formula 5, R9 is a methyl group, and R10 is an ethyl group. In the comparative example prepared with of 9 wt % of the compound represented by the Formula 5, R9 is a methyl group, and R10 is an ethoxy group. In the compound represented by the Formula 6, X is F, R11 is a methyl group and R12 is an ethoxy group. In the compound represented by the Formula 7, X is F, R13 is a methyl group and R14 is an ethoxy group. In the compound represented by the Formula 8, X is F, R15 is a methyl group and R16 is an ethoxy group.
The liquid crystal display shown in
##STR00024##
Measurements of Physical Properties of Liquid Crystal
The physical properties of the liquid crystal compositions prepared according to the Example 1 and the Comparative Example 1 are measured at 20° C.
With the liquid crystal composition according to the Example 1, the refractive anisotropy Δn (589 nm) is 0.102, the dielectric anisotropy Δε is −3.0, the rotational viscosity is 115 mPa·s, the phase transition temperature Tni is 75° C. and the elastic constant ratio of K11/K33 is equal to or greater than 13.6/equal to or greater than 13.8.
In the liquid crystal composition according to the Comparative Example 1, the refractive anisotropy Δn (589 nm) is 0.090, the dielectric anisotropy Δε is −3.4, the rotational viscosity is 125 mPa·s, the phase transition temperature Tni is 75° C. and the elastic constant ratio of K11/K33 is 13.5/14.1.
Measurement of Response Time
The liquid crystal displays fabricated according to Example 1 and Comparative Example 1 are measured for response time, and the measurement results are illustrated in the graphs of
Measurement of Motion Picture Defects
The motion picture defects of the liquid crystal displays fabricated according to Example 1 and Comparative Example 1 are measured, and the measurement results are illustrated in
The method of measuring the respective motion picture defects will be described with reference to the graphs of
Measurements of Surface Afterimages and Linear Afterimages
The liquid crystal displays according to the Example 1 and the Comparative Example 1 are measured in the degree of surface afterimages, and the measurement results are illustrated in the graph of
It can be observed from the graph of
Furthermore, the linear afterimages with the case of Comparative Example 1 are generated at 60° C. within the time period of 500 hours, whereas the linear afterimages with Example 1 are not generated for 1,300 hours. Accordingly, with the usage of the liquid crystal composition according to the Example 1, it can be observed that the linear afterimages are reduced significantly, even though the cell gap is relatively small.
While this these embodiments have been described in connection with what is presently considered to be exemplary embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but, on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.
Kim, Jin-Lak, Park, Joon-Hyung, Kim, Jang-Hyun, Heo, Jeong-Uk, Lee, Seong-Nam
Patent | Priority | Assignee | Title |
10768498, | May 09 2014 | Samsung Display Co., Ltd. | Liquid crystal display device |
Patent | Priority | Assignee | Title |
20090295693, | |||
20090309066, | |||
20100123843, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 24 2009 | PARK, JOON-HYUNG | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023041 | /0029 | |
Jul 24 2009 | KIM, JIN-LAK | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023041 | /0029 | |
Jul 24 2009 | HEO, JEONG-UK | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023041 | /0029 | |
Jul 24 2009 | LEE, SEONG-NAM | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023041 | /0029 | |
Jul 24 2009 | KIM, JANG-HYUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023041 | /0029 | |
Aug 03 2009 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / | |||
Sep 04 2012 | SAMSUNG ELECTRONICS CO , LTD | SAMSUNG DISPLAY CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029151 | /0055 |
Date | Maintenance Fee Events |
Sep 20 2012 | ASPN: Payor Number Assigned. |
Oct 09 2015 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Sep 26 2019 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 25 2023 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 17 2015 | 4 years fee payment window open |
Oct 17 2015 | 6 months grace period start (w surcharge) |
Apr 17 2016 | patent expiry (for year 4) |
Apr 17 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 17 2019 | 8 years fee payment window open |
Oct 17 2019 | 6 months grace period start (w surcharge) |
Apr 17 2020 | patent expiry (for year 8) |
Apr 17 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 17 2023 | 12 years fee payment window open |
Oct 17 2023 | 6 months grace period start (w surcharge) |
Apr 17 2024 | patent expiry (for year 12) |
Apr 17 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |