Some embodiments include memory cells. A memory cell may contain a switching region and an ion source region between a pair of electrodes. The switching region may be configured to reversibly retain a conductive bridge, with the memory cell being in a low resistive state when the conductive bridge is retained within the switching region and being in a high resistive state when the conductive bridge is not within the switching region. The memory cell may contain an ordered framework extending across the switching region to orient the conductive bridge within the switching region, with the framework remaining within the switching region in both the high resistive and low resistive states of the memory cell.
|
3. A memory cell, comprising:
a switching region and an ion source region between a pair of electrodes; the switching region being configured to reversibly retain a conductive bridge; the memory cell being in a low resistive state when the conductive bridge is retained within the switching region and being in a high resistive state when the conductive bridge is not within the switching region;
an ordered framework extending across the switching region to orient the conductive bridge within the switching region; the framework remaining within the switching region in both the high resistive and low resistive states of the memory cell; and
wherein the ordered framework comprises lamellar sheets.
1. A memory cell, comprising:
a switching region and an ion source region between a pair of electrodes; the switching region being configured to reversibly retain a conductive bridge; the memory cell being in a low resistive state when the conductive bridge is retained within the switching region and being in a high resistive state when the conductive bridge is not within the switching region;
an ordered framework extending across the switching region to orient the conductive bridge within the switching region; the framework remaining within the switching region in both the high resistive and low resistive states of the memory cell; and
wherein the ordered framework comprises charged hexagonal units surrounding surfactant counterions.
2. A memory cell, comprising:
a switching region and an ion source region between a pair of electrodes; the switching region being configured to reversibly retain a conductive bridge; the memory cell being in a low resistive state when the conductive bridge is retained within the switching region and being in a high resistive state when the conductive bridge is not within the switching region;
an ordered framework extending across the switching region to orient the conductive bridge within the switching region; the framework remaining within the switching region in both the high resistive and low resistive states of the memory cell; and
wherein the ordered framework comprises a hexagonal unit comprising germanium and one or both of sulfur and selenium.
4. A memory cell, comprising:
a switching region directly against a first electrode;
an ion source region directly against the switching region, the ion source region comprising one or both of copper and silver; the switching region having a vertical dimension between the first electrode and the ion source region, and having a lateral dimension orthogonal to the vertical dimension;
a second electrode directly against the ion source region;
wherein the switching region comprises an ordered electrically insulative framework configured to orient materials from the ion source region during formation of a conductive bridge of the materials across the switching region; the framework comprising at least one hexagonal tube having a maximum interior cross-sectional width dimension of less than or equal to about 20% of the lateral dimension of the switching region; and
wherein the hexagonal tube comprises germanium and one or both of sulfur and selenium.
5. The memory cell of
7. The memory cell of
|
This patent resulted from a divisional of U.S. patent application Ser. No. 13/208,216, which was filed Aug. 11, 2011, and which is hereby incorporated herein by reference.
Memory cells.
Memory is one type of integrated circuitry, and is used in computer systems for storing data. Integrated memory is usually fabricated in one or more arrays of individual memory cells. The memory cells are configured to retain or store memory in at least two different selectable states. In a binary system, the states are considered as either a “0” or a “1”. In other systems, at least some individual memory cells may be configured to store more than two levels or states of information.
An example memory device is a programmable metallization cell (PMC). Such may be alternatively referred to as a conductive bridging RAM (CBRAM), nanobridge memory, or electrolyte memory. A PMC may use ion conductive material (for instance, a suitable chalcogenide or any of various suitable oxides) sandwiched between a pair of current conductive electrodes, and such material may be referred to as “switching” material. A suitable voltage applied across the electrodes can generate current-conductive super-ionic clusters or conducting filaments. Such may result from ion transport through the ion conductive material which grows the clusters/filaments from one of the electrodes (the cathode) and through the ion conductive material. The clusters or filaments create current-conductive paths between the electrodes. An opposite voltage applied across the electrodes essentially reverses the process and thus removes the conductive paths. A PMC thus comprises a high resistance state (corresponding to the state lacking a conductive bridge extending through a switching material) and a low resistance state (corresponding to the state having a conductive bridge extending through a switching material), with such states being reversibly interchangeable with one another.
Although there has been some effort toward development of PMC devices, there remains a need for improved memory cells. Accordingly, it would be desirable to develop new memory cells.
PMC devices (for instance, CBRAM devices) may utilize interstitial diffusion/drift of metal cations (for instance, Ag+, Cu+, etc.) along with electrochemical redox to reversibly form conductive filaments, and to thereby reversibly switch the devices between a high resistance state and a low resistance state. The conductive filaments may form within an electrolyte. In conventional PMC devices, an amorphous glass may serve as a solid electrolyte. The amorphous glass may comprise, for example, an oxide or chalcogenide.
The region of the PMC that supports the conductive filaments switches from low resistance in the presence of the conductive filament to high resistance in the absence of the conductive filament, and may be referred to as a “switching region.”
A difficulty encountered with conventional PMC devices is that there may be non-uniformity of programming characteristics across an array of the devices. Such non-uniformity may result, at least in part, from randomness in the formation of conductive filaments within individual PMC devices. Specifically, each conductive filament results from dendritic growth of conductive material across the switching region, analogous to Brownian motion diffusion through the amorphous electrolyte network within the switching region. The random variability associated with such stochastic process leads to cell-to-cell non-uniformity in programming behavior, which problematically limits performance of memory arrays utilizing PMC devices.
In some embodiments, the invention includes incorporation of an ordered framework within a switching region of a PMC device, with such framework being configured to confine conductive filaments as they are formed across the switching region, and to thereby reduce the problematic variability associated with dendritic growth in conventional PMC devices.
The PMC device comprises a pair of electrodes 12 and 14; and comprises a switching region 16 and an ion source region 18 between the electrodes.
Electrodes 12 and 14 may comprise any suitable electrically conductive composition or combination of compositions; and may be the same composition as one another or may be different compositions relative to one another.
The memory cell 10 is shown to have the bottom electrode 12 connected to external circuitry 30, and to have the top electrode 14 connected to external circuitry 32. Circuitries 30 and 32 may correspond to sense and/or access lines coupled to the electrodes, and configured for providing the appropriate electric fields across the memory cell during read/write operations. In some embodiments, the illustrated memory cell may be one of a plurality of memory cells of a memory array, and the circuitries 30 and 32 may be utilized to uniquely address each of the memory cells. In some embodiments, a “select device” (not shown) may be provided adjacent the memory cell to reduce undesired current leakage to and/or from the memory cell during utilization of the memory cell in a memory array. Example select devices include diodes, transistors, ovonic threshold switches, etc.
The ion source region 18 contributes ions which ultimately form conductive bridges across the switching region 16. The ion source region may comprise any suitable composition or combination of compositions; and in some embodiments will comprise one or both of copper and silver, and thus be configured for contributing copper cations and/or silver cations for formation of a conductive bridge. For instance, the ion source region may comprise a combination of copper and tellurium. The ion source region is shown to be electrically conductive, and specifically is shown with hatching analogous to the hatching utilized for illustrating the electrically conductive electrodes 12 and 14.
The switching region 16 may be a solid, gel, or any other suitable phase, and may comprise chalcogenide-type materials (for instance, materials comprising germanium in combination with one or more of antimony, tellurium, sulfur and selenium), oxides (for instance, zirconium oxide, hafnium oxide, tungsten oxide, silicon oxide, etc.) and/or any other suitable materials.
The switching region is shown to comprise pathways 25 (diagrammatically illustrated with dashed-lines) that extend across the switching region, and specifically that extend from electrode 12 to ion source region 18. The pathways may be considered to be part of an ordered framework within the switching region which is configured to orient a conductive bridge as the bridge forms across the switching region. The pathways are present in both the high resistance state (H) and the low resistance state (L) of the memory cell 10, but in the low resistance state a plurality of particles 24 (for instance, atoms or atomic clusters) extend along one of the pathways to form a conductive bridge 26 extending across the switching region 16. The individual particles may be charged or neutral along the conductive bridge. For instance, in some embodiments the individual particles may be ionic clusters and/or may be individual ions; and in some embodiments the individual particles may be electrochemically-plated metal. Although the conductive bridge is shown to comprise a plurality of particles, in some embodiments the particles may merge so that the conductive bridge is a single continuous filament. The conductive material within the conductive bridge may be any suitable composition or combination of compositions, and in some embodiments may comprise, consist essentially of, or consist of one or both of copper and silver.
The conductive bridge 26 is shown formed along one of the pathways 25, and conductive particles 24 are shown to deposit along a couple of the other pathways to create partial bridges. In some embodiments, conductive bridges may start along numerous pathways, but once a bridge is completed along one of the pathways current will pass along such bridge and the growth of bridges along the other pathways in the memory cell will cease.
Although multiple conductive pathways are shown extending through the switching region of the illustrated cell 10, in other embodiments (not shown) there may be only a single pathway provided across such switching region.
In the shown embodiment, the application of electric field EF+ (specifically a field oriented from the shown top electrode to the shown bottom electrode) causes growth of the conductive bridge 26, and thus transitions the memory cell from the high resistance state (H) to the low resistance state (L); and the application of electric field EF− dissipates the conductive bridge 26, and thus transitions the memory cell from the low resistance state (L) to the high resistance state (H). The ordered framework remains within the switching region 16 in both the high resistance and the low resistive states of the memory cell, and accordingly the pathways 25 are shown to extend across the switching region in both states of the memory cell. The pathways 25 confine conductive bridges 26 to specific locations within a switching region, and thus provide for more ordered growth of the conductive bridges than occurs in conventional PMC devices. Such ordered growth may improve device-to-device uniformity during programming across a memory array. Thus, PMC devices having the pathways 25 may be utilized to develop memory arrays having improved performance relative to memory arrays comprising conventional PMC devices.
The ordered framework within the switching region may comprise any suitable composition or combination of compositions; and in some embodiments may comprise, consist essentially of, or consist of one or more of GeS, GeSe, SiO, ZrO, TiO, TaO, HfO, AlO, WO, SnO, NbO, ZrTiO, ZrWO, AITiO, VO, MoO, NiO, YO, ReO, MnO, FeO, SiAlO, SiTiO; where the listed compositions are described in terms of principle components, rather than in terms of specific stoichiometries (for instance, AlO may correspond to Al2O3).
In some embodiments, it may be desired to chemically modify the material of the switching region to enhance formation and/or orientation of the pathways. Such modification may be accomplished utilizing, for example, one or more of ion exchange with cationic surfactant, thermal diffusion, photo-diffusion, etc.
In some embodiments, the pathways 25 may correspond to tubular structures (for instance, cylindrical micelles) extending through the switching region, or may correspond to interfaces along lamellar sheets.
Referring to
The tubular structures may be formed within the matrix utilizing any suitable processing, including, for example, emulsion templating, block copolymer technologies which form surface-normal cylinders, and/or methodologies which form tubular mesostructures. Example methodologies are described in MacLachlan et al. “Non-Aqueous Supramolecular Assembly of Mesostructured Metal Germanium Sulphides from [Ge4SIO]4− Clusters” Nature 397 (1999) 681-4; Scott et al. “Synthesis of Metal Sulfide Materials with Controlled Architecture” Current Opinion Sol State & Mat Sci 4 (1999) 113-121; MacLachlan et al. “Mesostructured Metal Germanium Sulfides.” J. Am. Chem. Soc. 121 (1999) 12005-12017; Templin et al. “Organically Modified Aluminosilicate Mesostructures from Block Copolymer Phases” Science 278 (1997) 1795-8; Imhof et al. “Ordered Macroporous Materials by Emulsion Templating” Nature 389 (1997) 48-51; Holland et al. “Synthesis of Macroporous Minerals with Highly Ordered Three-Dimensional Arrays of Spheroidal Voids” Science 281 (1998) 538-40; Kresge et al. “Ordered Mesoporous Molecular Sieves Synthesized by a Liquid-Crystal Template Mechanism” Nature 359 (1992) 710; Beck et al. “A New Family of Mesoporous Molecular Sieves Prepared with Liquid Crystal Templates” J Am. Chem. Soc. 114 (1992), 10834; and Trikalitis et al. “Supramolecular Assembly of Hexagonal Mesostructured Germanium Sulfide and Selenide Nanocomposites Incorporating the Biologically Relevant Fe4S4 Cluster.” Angew. Chem. Int. Ed. 39 (2000) 4558-62.
The tubes 40 may be considered to be a confinement system; with individual tubes being configured to confine material of a conductive bridge. Specifically, the tubes may be configured to have internal diameters suitable for retaining and confining the material of a conductive bridge (for instance, the particles 24 of
The tubular structures 40 may be utilized to confine conductive particles (for instance, the particles 24 of
Although the tubes are shown to be circular in cross-section, in other embodiments the tubes may have other shapes, and may be, for example, elliptical or polygonal in cross-sectional shape (for instance, the tubes may be hexagonal as discussed below with reference to
The illustrated cell 10a has a vertical dimension 43 and a lateral dimension 45 orthogonal to the vertical dimension. It can be preferred that the tubes have interior diameters which are substantially smaller than the lateral dimension of the switching region to achieve desired confinement of conductive bridging material. In some embodiments, the tubes may have maximum interior cross-sectional width dimensions which are less than or equal to about 20 percent of the lateral dimension of the switching region.
The tubular structures 40 may be representative of tubular mesostructures (i.e., tubular units) formed by various methods analogous to the methods described in the references listed above. In some embodiments, the tubes may correspond to hexagonal units comprising one or more of GeS, GeSe, SiO, ZrO, TiO, TaO, HfO, AlO, WO, SnO, NbO, ZrTiO, ZrWO, AlTiO, VO, MoO, NiO, YO, ReO, MnO, FeO, SiAlO, SiTiO; where the listed compositions are described in terms of principle components, rather than in terms of specific stoichiometries. For instance, the tubes may correspond to hexagonal units comprising germanium and one or both of sulfur and selenium.
The illustrated hexagonal units have a maximum cross-sectional dimension 47. In some embodiments, such dimension may be less than or equal to about 30 Å; and may be, for example, from about 10 Å to about 20 Å.
In some embodiments, the hexagonal units may consist of inorganic substances, and the core materials may comprise organic substances. For instance, the hexagonal units may comprise negatively charged clusters of Ge4Q10, (where “Q” corresponds to one or both of sulfur and selenium), and the core material may comprise one or more surfactant counterions. Such configurations may be formed by, for example, processes analogous to those described in Trikalitis et al. and MacLachlan et al.
The conductive particles utilized to form a conductive bridge (for instance, the particles 24 of
The embodiments of
The device 10c of
The electronic devices discussed above may be incorporated into electronic systems. Such electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may be any of a broad range of systems, such as, for example, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.
The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.
The cross-sectional views of the accompanying illustrations show features within the planes of the cross-sections, and generally do not show materials behind the planes of the cross-sections in order to simplify the drawings.
When a structure is referred to above as being “on” or “against” another structure, it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being “directly on” or “directly against” another structure, there are no intervening structures present. When a structure is referred to as being “connected” or “coupled” to another structure, it can be directly connected or coupled to the other structure, or intervening structures may be present. In contrast, when a structure is referred to as being “directly connected” or “directly coupled” to another structure, there are no intervening structures present.
In some embodiments, a memory cell comprises a switching region and an ion source region between a pair of electrodes. The switching region is configured to reversibly retain a conductive bridge. The memory cell is in a low resistive state when the conductive bridge is retained within the switching region and is in a high resistive state when the conductive bridge is not within the switching region. An ordered framework extends across the switching region to orient the conductive bridge within the switching region. The framework remains within the switching region in both the high resistive and low resistive states of the memory cell.
In some embodiments, a memory cell comprises a switching region and an ion source region between a pair of electrodes. The switching region is configured to reversibly retain a conductive bridge. The memory cell is in a low resistive state when the conductive bridge is retained within the switching region and is in a high resistive state when the conductive bridge is not within the switching region. A confinement system is within the switching region and is configured to confine material of the conductive bridge along one or more pathways through the switching region. The confinement system remains within the switching region in both the high resistive and low resistive states of the memory cell.
In some embodiments, a memory cell comprises a switching region directly against a first electrode, and comprises an ion source region directly against the switching region. The ion source region comprises one or both of copper and silver. The switching region has a vertical dimension between the first electrode and the ion source region, and has a lateral dimension orthogonal to the vertical dimension. The memory cell also comprises a second electrode directly against the ion source region. The switching region comprises an ordered electrically insulative framework which is configured to orient materials from the ion source region during formation of a conductive bridge of the materials across the switching region. The framework comprises at least one hexagonal tube having a maximum interior cross-sectional width dimension of less than or equal to about 20% of the lateral dimension of the switching region.
In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
7715258, | Dec 21 2007 | SAMSUNG ELECTRONICS CO , LTD | Retention test system and method for resistively switching memory devices |
7737428, | Aug 30 2004 | Adesto Technology Corporation | Memory component with memory cells having changeable resistance and fabrication method therefor |
7772614, | Mar 16 2005 | Adesto Technology Corporation | Solid electrolyte memory element and method for fabricating such a memory element |
20060022347, | |||
20060060832, | |||
20060181920, | |||
20100108975, | |||
20100163829, | |||
20100193762, | |||
20100243983, | |||
WO2012046913, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 24 2013 | Micron Technology, Inc. | (assignment on the face of the patent) | / | |||
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001 ASSIGNOR S HEREBY CONFIRMS THE SECURITY INTEREST | 043079 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 038954 | /0001 | |
Apr 26 2016 | Micron Technology, Inc | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 038669 | /0001 | |
Jun 29 2018 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 047243 | /0001 | |
Jul 03 2018 | MICRON SEMICONDUCTOR PRODUCTS, INC | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 03 2018 | Micron Technology, Inc | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 047540 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | MICRON SEMICONDUCTOR PRODUCTS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | JPMORGAN CHASE BANK, N A , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 051028 | /0001 | |
Jul 31 2019 | MORGAN STANLEY SENIOR FUNDING, INC , AS COLLATERAL AGENT | Micron Technology, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 050937 | /0001 |
Date | Maintenance Fee Events |
Dec 17 2014 | ASPN: Payor Number Assigned. |
Jul 06 2018 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 12 2022 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Jan 20 2018 | 4 years fee payment window open |
Jul 20 2018 | 6 months grace period start (w surcharge) |
Jan 20 2019 | patent expiry (for year 4) |
Jan 20 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 20 2022 | 8 years fee payment window open |
Jul 20 2022 | 6 months grace period start (w surcharge) |
Jan 20 2023 | patent expiry (for year 8) |
Jan 20 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 20 2026 | 12 years fee payment window open |
Jul 20 2026 | 6 months grace period start (w surcharge) |
Jan 20 2027 | patent expiry (for year 12) |
Jan 20 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |