Embodiments described herein relate to a method of manufacturing a packaged circuit having a solder flow-impeding plug on a lead frame. The method includes partially etching an internal surface of a lead frame at dividing lines between future sections of the lead frame as first partial etch forming a trench. A non-conductive material that is adhesive to the lead frame is applied in the trench, such that the non-conductive material extends across the trench to form the solder flow-impeding plug. One or more components are attached to the internal surface of the lead frame and encapsulated. An external surface of the lead frame is etched at the dividing lines to disconnect different sections of lead frame as a second partial etch.
|
1. A method of manufacturing a packaged circuit having a solder flow-impeding plug on a lead frame, the method comprising:
partially etching an internal surface of a lead frame at dividing lines between future sections of the lead frame as a first partial etch forming a trench;
applying a non-conductive material that is adhesive to the lead frame in the trench, such that the non-conductive material overlaps the internal surface of the lead frame adjacent the trench on at least one side to form the solder flow-impeding plug;
attaching one or more components to the internal surface of the lead frame;
encapsulating the one or more components and the lead frame; and
partially etching an external surface of the lead frame at the dividing lines to disconnect different sections of lead frame as a second partial etch.
10. A method of manufacturing a packaged circuit, the method comprising:
partially etching an internal surface of a lead frame at dividing lines between future sections of the lead frame as a first partial etch forming a trench;
screen printing a non-conductive material that is adhesive to the lead frame in the trench, such that the non-conductive material overlaps the internal surface of the lead frame adjacent the trench on at least one side of the trench;
attaching one or more components to the internal surface of the lead frame using solder;
applying molding compound on the lead frame and around the one or more components;
partially etching an external surface of the lead frame at the dividing lines as a second partial etch such that the non-conductive material applied in the first trench is exposed from the external surface, wherein the second partial etch disconnects adjacent sections of the lead frame; and
coating portions of the external surface of the lead frame and spaces between sections of the lead frame with a non-conductive solder resist.
2. The method of
3. The method of
applying a non-conductive material from the external side in between sections of the lead frame at the dividing lines.
5. The method of
6. The method of
coating portions of the external surface of the lead frame with a non-conductive solder mask material.
7. The method of
wire bonding the one or more components to the lead frame prior to encapsulating the one or more components and the lead frame.
8. The method of
plating portions of the internal surface of the lead frame prior to attaching the one or more components.
9. The method of
11. The method of
12. The method of
13. The method of
14. The method of
wire bonding the one or more components to the lead frame prior to applying molding compound on the lead frame and around the one or more components.
15. The method of
plating portions of the internal surface of the lead frame prior to attaching the one or more components.
16. The method of
|
This application claims the benefit of priority to U.S. Provisional Application No. 61/710,753, filed on Oct. 7, 2012, which is incorporated herein by reference.
As shown in
A top surface of the component 116 can be coupled to one or more sections 102-1, 102-2, 102-3 of the lead frame 102 by one or more wire bonds 118, copper clip(s), aluminum ribbon(s), or other interconnect mechanism. The wire bonds 118 can be attached to the internal surface 105 of the lead frame 102 and to the top surface of the component 116. Molding compound 122 can surround the component 116 and extend partially between and around the sections 102-1, 102-2, 102-3 of the lead frame 102. The molding compound 122 can comprise any suitable molding compound such as a thermoset, thermoset epoxy, or thermoplastic. The packaged circuit 100 also includes a solder resist 110 on a bottom edge thereof in between sections 102-1, 102-2, 102-3 of the lead frame 102. The solder resist 110 can be composed of an electrically non-conductive solder mask material (resist), including both organic and non-organic solder mask material. Solder or another die attach adhesive 106 can be used to mechanically attach and electrically and/or thermally couple a bottom surface of the component 116 to the lead frame 102 (e.g., section 102-2).
The packaged circuit 100 also includes one or more solder flow-impeding plugs 108. A solder flow-impeding plug 108 is disposed between adjacent sections 102-1, 102-2, 102-3 of the lead frame 102 and functions to impede the flow of solder 106 along edges of the sections 102-1, 102-2, 102-3 during second level solder reflow events that occur after encapsulation of the packaged circuit 100. The plug 108 impedes the flow of solder along the edges by plugging the space between adjacent sections 102-1, 102-2, 102-3 and adhering to the sections 102-1, 102-2, 102-3. More detail regarding the plug 108 is provided below.
The plug 108 is composed of an electrically non-conductive material that is adhesive to metal (the lead frame 102), such as a solder mask material (e.g., resist), and can include organic and non-organic solder mask material. As a solder mask material, the plug 108 adheres more strongly to the metal lead frame 102 than to the molding compound 122. This helps ensure that the plug 108 remains adhered to the sections 102-1, 102-2, 102-3 of the lead frame 102 during handling of the packaged circuit 100 after encapsulation.
The plug 108 is configured to impede the free flow of the solder or other die attach adhesive 106 during a reflow event. Hereinafter the solder or other die attach adhesive 106 is referred to simply as “solder 106”, however, it should be understood that other die attach adhesives can be used. Additionally, since the plug 108 adheres to both adjacent sections 102-1, 102-2, 102-3, the plug 108 forms a mechanical couple between the adjacent sections 102-1, 102-2, 102-3. Moreover, in addition to impeding the flow of solder 106 out, the plug 108 also acts as a barrier to entry into the packaged circuit 100 and can, for example, reduce the ingress of moisture and external contaminants into the packaged circuit 100.
The solder flow-impeding plug 300 is composed of an electrically non-conductive material that is adhesive to metal (the lead frame 102), such as a solder mask material (e.g., resist), and can include organic and non-organic solder mask material. As a solder mask material, the plug 300 adheres to adjacent sections of a lead frame. Such a plug 300 having an overlap portion 304 on one or more sides and no overlap portion on one or more other sides can still impede the free flow of solder 106 during a reflow event. This is true even for sides not having an overlap portion. Since the main body 302 fills the space between adjacent sections of the lead frame and adheres to the edge of such sections, the main body 202 will impede the free flow of solder 106 between the sections. Comparatively more impedance, however, may be provided at the one or more sides having an overlap portion 304.
Manufacturing the circuit 100 into a package can include manufacturing a plurality of the packaged circuits 100 at the same time. Accordingly, a plurality of chip lead frames 102 can be assembled adjacent to one another, each having appropriate components 116 mounted thereon. Once assembled, the lead frames 102 and associated components can be singulated to form the individual packaged systems. The following description refers to the process of forming a single packaged circuit 100, but it should be understood that the process can involve forming a plurality of packaged circuits 100 at the same time.
The lead frame 102 can be partially etched, as a first partial etch, from the internal (top) surface 105 along dividing lines 601, which correspond to the spaces between sections of the final lead frame 102. The first partial etch is referred to as a “partial” etch since the first partial etch extends only a portion of the way through the lead frame 102 from the internal surface 105 to the external (bottom) surface 103. The first partial etch results in a lead frame 102 having a plurality of trenches 602 defined in the internal surface 105 as shown in
After the first partial etch and before the second partial etch described below and placement of the molding compound 122, the plug 108 is formed in the trench 602 formed by the first partial etch as shown in
Once the solder mask material for the plug 108 is applied into the trench 602, the component(s) 116 can be mounted on solder paste 106 on the internal surface 105 of the lead frame 102 as shown in
In some examples, wire bond(s) 118, copper clip(s), aluminum ribbon(s), or other interconnect mechanism can be attached to the component(s) 116 and lead frame 102 to achieve desired coupling as shown in
Once the molding compound 122 is cured, the external surface 103 of the lead frame 102 can be etched as a second partial etch as shown in
After the second partial etch is complete, an electrically non-conductive material, such as a solder mask material (e.g., resist) 110 can be applied from the external surface 103 side, between the sections 102-1, 102-2, 102-3 of the lead frame 102 and wherever else appropriate resulting in the packaged circuit 100 shown in
When forming a plurality of packaged circuits at the same time, the combined multiple packaged circuits can then be singulated to form a plurality of packaged circuits.
The directional references top and bottom stated and illustrated in this application should not be taken as limiting. The directions top and bottom are merely illustrative and do not correspond to absolute orientations. That is, a “top” or “bottom” surface refers merely to a relative orientation with respect to the lead frame and is not an absolute direction. For example, in actual electronic applications, a packaged chip may well be turned on its “side”, causing the “bottom surface” described herein to face sidewise.
Example 1 includes a method of manufacturing a packaged circuit having a solder flow-impeding plug on a lead frame, the method comprising: partially etching an internal surface of a lead frame at dividing lines between future sections of the lead frame as first partial etch forming a trench; applying a non-conductive material that is adhesive to the lead frame in the trench, such that the non-conductive material extends across the trench to form the solder flow-impeding plug; attaching one or more components to the internal surface of the lead frame; encapsulating the one or more components and the lead frame; and partially etching an external surface of the lead frame at the dividing lines to disconnect different sections of lead frame as a second partial etch.
Example 2 includes the method of Example 1, wherein applying a non-conductive material includes filling the trench at least up to the internal surface of the lead frame.
Example 3 includes the method of Example 2, wherein applying a non-conductive material includes overlapping the internal surface of the lead frame adjacent the first trench on at least one side with the non-conductive material.
Example 4 includes the method of any of Examples 1-3, comprising: applying a non-conductive material from the external side in between sections of the lead frame at the dividing lines.
Example 5 includes the method of any of Examples 1-4, wherein the non-conductive material comprises solder mask material.
Example 6 includes the method of any of Examples 1-5, wherein attaching the one or more components includes attaching the one or more components to the internal surface using solder.
Example 7 includes the method of any of Examples 1-6, comprising: coating portions of the external surface of the lead frame with a non-conductive solder mask material.
Example 8 includes the method of any of Examples 1-7, comprising: wire bonding the one or more components to the lead frame prior to encapsulating the one or more components and the lead frame.
Example 9 includes the method of any of Examples 1-8, comprising: plating portions of the internal surface of the lead frame prior to attaching the one or more components.
Example 10 includes the method of any of Examples 1-9, wherein the first partial etch extends 50-75% of the way through the lead frame and the second partial etch extends at least the rest of the way through the lead frame.
Example 11 includes a packaged component comprising: a lead frame having a plurality of electrically isolated sections of conductive material; a non-conductive plug disposed between two or more adjacent sections of the lead frame and adhered to the two or more adjacent sections of the lead frame, wherein the plug is composed of a non-conductive material and functions to impede the flow of solder along edges of the two or more adjacent sections during second level solder reflow events that occur after encapsulation of the packaged component; and at least one component mounted on one of the plurality of sections of the lead frame.
Example 12 includes the packaged component of Example 11, wherein the plug includes a main body filling a space between the two or more adjacent sections.
Example 13 includes the packaged component of Example 12, wherein the plug includes an overlap portion extending from the main body, the overlap portion disposed on an internal surface of the at least one of the two or more adjacent sections.
Example 14 includes the packaged component of any of Examples 11-13, wherein the non-conductive plug is composed of a solder mask material.
Example 15 includes the packaged component of any of Examples 11-14, comprising: solder between the at least one component and the one of the plurality of sections of the lead frame, wherein the at least one component is flip-chip mounted to the one of the plurality of sections of the lead frame.
Example 16 includes the packaged component of any of Examples 11-15, wherein the plurality of sections of the lead frame include at least one floating section that does not abut against an edge of the lead frame.
Example 17 includes the packaged component of any of Examples 11-16, comprising: a solder mask material on portions of an external surface of the lead frame.
Example 18 includes the packaged component of any of Examples 11-17, comprising: molding compound on the lead frame and around the at least one component.
Example 19 includes a method of manufacturing a packaged circuit, the method comprising: partially etching an internal surface of a lead frame at dividing lines between future sections of the lead frame as first partial etch forming a trench; screen printing a non-conductive material that is adhesive to the lead frame in the trench, such that the non-conductive material fills the trench; attaching one or more components to the internal surface of the lead frame using solder; applying molding compound on the lead frame and around the one or more components; partially etching an external surface of the lead frame at the dividing lines as a second partial etch such that the non-conductive material applied in the first trench is exposed from the external surface, wherein the second partial etch disconnects adjacent sections of the lead frame; and coating portions of the external surface of the lead frame and spaces between sections of the lead frame with a non-conductive solder resist.
Example 20 includes the method of Example 19, wherein the non-conductive material applied in the trench comprises a solder resist.
Cruz, Randolph, Carpenter, Jr., Loyde M.
Patent | Priority | Assignee | Title |
10707158, | Apr 27 2016 | Infineon Technologies AG | Package with vertical interconnect between carrier and clip |
Patent | Priority | Assignee | Title |
7394150, | Nov 23 2004 | Siliconix Incorporated | Semiconductor package including die interposed between cup-shaped lead frame and lead frame having mesas and valleys |
8035206, | Nov 08 2007 | Intersil Americas, Inc | Self-aligning structures and method for integrated circuits |
8035221, | Nov 08 2007 | Intersil Americas, Inc | Clip mount for integrated circuit leadframes |
20060087010, | |||
20090283884, | |||
20120032317, | |||
20130314879, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 17 2012 | INTERSIL AMERICAS LLC | (assignment on the face of the patent) | / | |||
Dec 17 2012 | CRUZ, RANDOLPH | Intersil Americas Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029482 | /0842 | |
Dec 17 2012 | CARPENTER, LOYDE M , JR | Intersil Americas Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029482 | /0842 | |
Dec 17 2012 | CRUZ, RANDOLPH | INTERSIL AMERICAS LLC | CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 029482 FRAME 0842 ASSIGNOR S HEREBY CONFIRMS THE NAME OF THE ASSIGNEE WAS RECORDED INCORRECTLY AS INTERSIL AMERICAS INC AND SHOULD HAVE BEEN RECORDED AS INTERSIL AMERICAS LLC | 029497 | /0163 | |
Dec 17 2012 | CARPENTER, LOYDE M , JR | INTERSIL AMERICAS LLC | CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 029482 FRAME 0842 ASSIGNOR S HEREBY CONFIRMS THE NAME OF THE ASSIGNEE WAS RECORDED INCORRECTLY AS INTERSIL AMERICAS INC AND SHOULD HAVE BEEN RECORDED AS INTERSIL AMERICAS LLC | 029497 | /0163 |
Date | Maintenance Fee Events |
Sep 04 2018 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 23 2022 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 03 2018 | 4 years fee payment window open |
Sep 03 2018 | 6 months grace period start (w surcharge) |
Mar 03 2019 | patent expiry (for year 4) |
Mar 03 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 03 2022 | 8 years fee payment window open |
Sep 03 2022 | 6 months grace period start (w surcharge) |
Mar 03 2023 | patent expiry (for year 8) |
Mar 03 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 03 2026 | 12 years fee payment window open |
Sep 03 2026 | 6 months grace period start (w surcharge) |
Mar 03 2027 | patent expiry (for year 12) |
Mar 03 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |