An mps diode includes a iii-nitride substrate characterized by a first conductivity type and a first dopant concentration and having a first side and a second side. The mps diode also includes a iii-nitride epitaxial structure comprising a first iii-nitride epitaxial layer coupled to the first side of the substrate, wherein a region of the first iii-nitride epitaxial layer comprises an array of protrusions. The iii-nitride epitaxial structure also includes a plurality of iii-nitride regions of a second conductivity type, each partially disposed between adjacent protrusions. Each of the plurality of iii-nitride regions of the second conductivity type comprises a first section laterally positioned between adjacent protrusions and a second section extending in a direction normal to the first side of the substrate. The mps diode further includes a first metallic structure electrically coupled to one or more of the protrusions and to one or more of the second sections.
|
1. An mps diode comprising:
a iii-nitride substrate having a first side and a second side opposing the first side, wherein the iii-nitride substrate is characterized by a first conductivity type and a first dopant concentration;
a iii-nitride epitaxial structure comprising:
a first iii-nitride epitaxial layer coupled to the first side of the iii-nitride substrate, wherein a region of the first iii-nitride epitaxial layer comprises an array of protrusions extending in a direction normal to the first side of the iii-nitride substrate; and
a plurality of iii-nitride regions of a second conductivity type, wherein:
each of the plurality of iii-nitride regions comprises a first section and a second section;
the first section, of each of the plurality of iii-nitride regions, is disposed between adjacent protrusions of the array of protrusions;
the second section, of each of the plurality of iii-nitride regions, extends beyond a height of adjacent protrusions of the array of protrusions and has a width greater than a width of a corresponding first section such that the second section overhangs the corresponding first section; and
the first section is lattice matched with the first iii-nitride epitaxial layer;
a first metallic structure electrically coupled to one or more of the protrusions and to one or more of the second sections of the plurality of iii-nitride regions of the second conductivity type.
2. The semiconductor structure of
3. The semiconductor structure of
4. The semiconductor structure of
5. The semiconductor structure of
6. The semiconductor structure of
7. The semiconductor structure of
8. The semiconductor structure of
9. The semiconductor structure of
10. The semiconductor structure of
11. The semiconductor structure of
12. The semiconductor structure of
13. The semiconductor structure of
14. The semiconductor structure of
the plurality of iii-Nitride regions have a doping concentration from in a range from 1017 to 2×1020 cm−3;
the first iii-nitride epitaxial layer has a doping concentration in a range from 1017 to 2×1020 cm−3; and
the iii-nitride substrate has a doping concentration in a range from 1017 to 1×1020 cm−3.
|
Power electronics are widely used in a variety of applications. Power electronic devices are commonly used in circuits to modify the form of electrical energy, for example, from AC to DC, from one voltage level to another, or in some other way. Such devices can operate over a wide range of power levels, from milliwatts in mobile devices to hundreds of megawatts in a high voltage power transmission system. Despite the progress made in power electronics, there is a need in the art for improved electronics systems and methods of operating the same.
The present invention relates generally to electronic devices. More specifically, the present invention relates to forming merged P-i-N Schottky (MPS) diodes using III-nitride semiconductor materials. Merely by way of example, the invention has been applied to methods and systems for manufacturing MPS diodes using a blanket regrowth of gallium-nitride (GaN) based epitaxial layers and an etch back process. These MPS diodes can be used in a range of applications that can benefit from a high-voltage switch with low capacitance and very low leakage current in the off state.
MPS diodes utilize a device structure that can be designed to exhibit the low turn-on voltage of a Schottky diode in the forward direction, and the low reverse leakage current of a P-i-N diode in the reverse. In addition, GaN MPS diodes outperform competitors in Si and SiC material systems due to the outstanding material properties of GaN. As described herein, an MPS diode includes a Schottky contact with embedded p+ regions within the area of the contact. The forward turn-on is dominated by the Schottky portion before the p-n junction turns on at a higher voltage. The reverse mode of operation is dominated by appropriately spaced p-n junctions. The same processing steps used to form the p-type regions may also be utilized as components of edge termination of the device.
According to an embodiment of the present invention, a method for fabricating a merged P-i-N Schottky (MPS) diode in gallium nitride (GaN) based materials is provided. The method includes providing a n-type GaN-based substrate having a first surface and a second surface, forming an n-type GaN-based epitaxial layer coupled to the first surface of the n-type GaN-based substrate, and removing a portion of the n-type GaN-based epitaxial layer to form a plurality of protrusions extending to a predetermined distance from the first surface of the GaN-based substrate. The method also includes forming a p-type GaN-based epitaxial layer using a blanket regrowth process and removing a portion of the p-type GaN-based epitaxial layer to expose surfaces of the n-type GaN-based epitaxial layer. The exposed surfaces have p-type GaN-based regions disposed therebetween. The method further includes forming a first metallic structure electrically coupled to the exposed surfaces of the n-type GaN-based epitaxial layer and the p-type GaN-based regions. A Schottky contact is formed between the first metallic structure and the exposed surfaces of the n-type GaN-based epitaxial layer. Additionally, the method includes forming a second metallic structure electrically coupled to the second surface of the n-type GaN-based substrate.
According to another embodiment of the present invention, a method for fabricating an MPS diode is provided. The method includes providing a III-nitride substrate of a first conductivity type having a first surface and a second surface opposing the first surface and forming a first III-nitride epitaxial layer of the first conductivity type coupled to the first surface of the III-nitride substrate. The first III-nitride epitaxial layer has a first surface adjacent the first surface of the III-nitride substrate and a second surface opposing the first surface. The method also includes forming a mask pattern coupled to the second surface of the first III-nitride epitaxial layer to define etch areas, etching the etch areas to form a plurality of recessed regions extending to a predetermined depth into the first III-nitride epitaxial layer, and regrowing a second III-nitride epitaxial layer that fills the recessed regions and extends to a predetermined height from the second surface of the first III-nitride epitaxial layer. The method further includes forming a second mask pattern coupled to the second III-nitride epitaxial layer to define second etch areas, etching the second etch areas to define a plurality of regrown regions extending in a direction normal to the second surface of the first III-nitride epitaxial layer and to expose a plurality of portions of the first III-nitride epitaxial layer, and forming a first metallic structure electrically coupled to one or more of the plurality of regrown regions and one or more of the exposed portions of the first III-nitride epitaxial layer. Additionally, the method includes forming a second metallic structure electrically coupled to the second surface of the III-nitride substrate.
According to an alternative embodiment of the present invention, an MPS diode is provided. The MPS diode includes a III-nitride substrate having a first side and a second side opposing the first side. The III-nitride substrate is characterized by a first conductivity type and a first dopant concentration. The MPS diode also includes a III-nitride epitaxial structure including a first III-nitride epitaxial layer coupled to the first side of the III-nitride substrate. A region of the first III-nitride epitaxial layer comprises an array of protrusions extending in a direction normal to the first side of the III-nitride substrate. The first III-nitride epitaxial layer also includes a plurality of III-nitride regions of a second conductivity type, each partially disposed between adjacent protrusions of the array of protrusions, wherein each of the plurality of III-nitride regions of the second conductivity type comprises a first section laterally positioned between adjacent protrusions and a second section extending in a direction normal to the first side of the III-nitride substrate. The MPS diode also includes a first metallic structure electrically coupled to one or more of the protrusions and to one or more of the second sections of the plurality of III-nitride regions of the second conductivity type.
Numerous benefits are achieved by way of the present invention over conventional techniques. For devices fabricated using embodiments of the present invention, utilization of the combined material properties of GaN such as high critical electric field, high electron mobility, and high thermal conductivity result in devices with performance advantages. The MPS diodes described herein have lower leakage currents for large reverse voltages compared to standard Schottky diodes, and almost no penalty in forward turn-on voltage. At large reverse bias conditions, the depletion region resulting from one reverse p-n junction will extend and merge with neighboring p-n junctions. In this case, the Schottky metal-to-semiconductor junction will not experience a large reverse electrical field, thus producing less leakage current. The device is suitable for applications where Schottky diodes are currently used including, at high voltage due to the properties of GaN including high critical electric field for breakdown.
The MPS diode retains the fast switching speed of a majority carrier Schottky as long as the forward voltage does not exceed the level (e.g. about 3 volts) at which the p-n junction portion of the device turns on and injects minority carriers into the drift region, which need to be swept out when switching from on to off, as in a typical P-i-N diode. The regime when the P-i-N diode turns on is outside the normal area of operation for the device, but serves a useful purpose for surge current conditions. The minority carrier injection, which is detrimental in terms of switching speed, provides a benefit of lower on-state resistance than a Schottky diode would have due to conductivity modulation of the drift region.
The GaN MPS diode described herein provides a high voltage switch with excellent tradeoff between blocking voltage and forward resistance. The MPS diode has very low leakage current in the off state. A low forward resistance allows for a smaller area diode for a given current rating. Since capacitance scales with area, such a diode will retain excellent switching characteristics due to its low capacitance. The processing and fabrication methods described herein provide an effective edge termination technique suitable for commercial applications of the GaN MPS diode since edge termination enables the diode to reach the full potential associated with the outstanding GaN material properties. These and other embodiments of the invention, along with many of its advantages and features, are described in more detail in conjunction with the text below and attached figures.
Embodiments of the present invention relate to electronic devices. More specifically, the present invention relates to forming merged P-i-N Schottky (MPS) diodes using III-nitride semiconductor materials. Merely by way of example, the invention has been applied to methods and systems for manufacturing MPS diodes using gallium-nitride (GaN) based epitaxial layers. These MPS diodes can be used in a range of applications that can benefit from a high-voltage switch with low capacitance and very low leakage current in the off state. Additional description related to MPS diodes is provided in U.S. patent application Ser. No. 13/270,625, entitled “Method of Fabricating a GaN Merged P-I-N Schottky (MPS) Diode,” filed on Oct. 10, 2011, the disclosure of which is hereby incorporated by reference in its entirety for all purposes.
GaN-based electronic and optoelectronic devices are undergoing rapid development, and are expected to outperform competitors in silicon (Si) and silicon carbide (SiC). Desirable properties associated with GaN and related alloys and heterostructures include high bandgap energy for visible and ultraviolet light emission, favorable transport properties (e.g., high electron mobility and saturation velocity), a high breakdown field, and high thermal conductivity. In particular, electron mobility, μ, is higher than competing materials for a given doping level, N. This provides low resistivity, ρ, because resistivity is inversely proportional to electron mobility, as provided by equation (1):
where q is the elementary charge.
Another superior property provided by GaN materials, including homoepitaxial GaN layers on bulk GaN substrates, is high critical electric field for avalanche breakdown. A high critical electric field allows a larger voltage to be supported over smaller length, L, than a material with a lower critical electric field. A smaller length for current to flow together with low resistivity give rise to a lower resistance, R, than other materials, since resistance can be determined by equation (2):
where A is the cross-sectional area of the channel or current path.
Homoepitaxial GaN layers on bulk GaN substrates also have relatively low defect density compared to materials grown on mismatched substrates, such as GaN grown on silicon, silicon carbide (SiC), or sapphire. Homoepitaxial GaN layers on bulk GaN substrates therefore have large minority carrier lifetime in intrinsic and/or low-doped regions of semiconductor devices that use these materials, enhancing the carrier injection effect for wider base regions. The low defect density also gives rise to superior thermal conductivity.
As described herein, MPS diodes created using homoepitaxial GaN layers not only are able to take advantage of the outstanding physical qualities of these materials, but also benefit from the structural advantages provided by combining P-i-N and Schottky diodes. An MPS diode is a device structure that can be designed to exhibit the low turn-on voltage of a Schottky diode in the forward direction, and the low reverse leakage current of a P-i-N diode in the reverse direction. An MPS diode can include a Schottky contact with one or more embedded p-n junctions (or P-i-N regions) within the area of the contact. The forward turn-on voltage is dominated by the Schottky portion before the p-n junctions turn on at a higher forward voltage. The reverse mode of operation is dominated by appropriately spaced p-n junctions. Furthermore, in some embodiments, the same processing used to form the p-n junctions embedded within the area of the Schottky contact also can be used to form edge termination structures to provide edge termination for the MPS diode.
According to embodiments of the present invention, gallium nitride (GaN) epitaxy on bulk or pseudo-bulk GaN substrates is utilized to fabricate MPS diodes and/or edge termination structures not possible using conventional techniques. For example, conventional methods of growing GaN include using a foreign substrate such as SiC. This can limit the thickness of a usable GaN layer grown on the foreign substrate due to differences in thermal expansion coefficients and lattice constant between the GaN layer and the foreign substrate. High defect densities at the interface between GaN and the foreign substrate further complicate attempts to create edge termination structures for various types of semiconductor devices.
The properties of the first III-N epitaxial layer 101, referred to as a GaN epitaxial layer below, can also vary, depending on desired functionality. The first GaN epitaxial layer 101 can serve as a drift layer for the Schottky region(s) of the MPS diode and an intrinsic component for the P-i-N junction(s) of the MPS diode. Thus, the first GaN epitaxial layer 101 can be a relatively low-doped material. For example, the first GaN epitaxial layer 101 can have an n-conductivity type, with dopant concentrations ranging from 1×1014 cm−3 to 1×1018 cm−3. Furthermore, the dopant concentration can be uniform, or can vary, for example, as a function of the thickness of the drift region.
The thickness of the first GaN epitaxial layer 101 can also vary substantially, depending on the desired functionality. As discussed above, homoepitaxial growth can enable the first GaN epitaxial layer 101 to be grown far thicker than layers formed using conventional methods. In general, in some embodiments, thicknesses can vary between 0.5 μm and 100 μm, for example. In other embodiments thicknesses are greater than 5 μm. Resulting breakdown voltages for the MPS diode 100 can vary depending on the embodiment. Some embodiments provide for breakdown voltages of at least 100V, 300V, 600V, 1.2 kV, 1.7 kV, 3.3 kV, 5.5 kV, 13 kV, or 20 kV.
Different dopants can be used to create n- and p-type GaN epitaxial layers and structures disclosed herein. For example, n-type dopants can include silicon, oxygen, germanium, or the like. P-type dopants can include magnesium, beryllium, zinc, or the like.
One method of regrowing epitaxial layer 301 (with a planar regrowth surface 320 in some embodiments) can be through a regrowth process as described more fully in U.S. patent application Ser. No. 13/198,666, entitled “Method and System for Formation of P-N Junctions in Gallium Nitride Based Electronics,” filed on Aug. 4, 2011, the disclosure of which is hereby incorporated by reference in its entirety. Blanket regrowth provides benefits in comparison with some selective area regrowth techniques since in some selective regrowth techniques, the hard mask can decompose, resulting in incorporation of the hard mask materials into the epitaxially regrown materials. By using a blanket regrowth process, the regrowth mask is eliminated and material properties are improved.
Referring to
In order to form epitaxial regions 401, which can be referred to as p+ regrowth regions, a blanket etch is performed to reduce the thickness of epitaxial layer 301 and form a substantially planar surface including portions of the p+ regrowth regions and the original material from the first GaN epitaxial layer 101.
The thickness of the resulting epitaxial regions 401 can vary, depending on the process used to form the layer and the device design. In some embodiments, the thickness of the epitaxial regions 401 is between 0.1 μm and 5 μm. In other embodiments, the thickness of the epitaxial regions 401 is between 0.3 μm and 2 μm.
The epitaxial regions 401 can be highly doped, for example in a range from about 1×1017 cm−3 to about 2×1020 cm−3. Additionally, as with other epitaxial layers, the dopant concentration of the epitaxial regions 401 can be uniform or non-uniform as a function of thickness, depending on desired functionality. In some embodiments, for example, the dopant concentration increases with thickness, such that the dopant concentration is relatively low near the GaN substrate 100 and increases as the distance from the GaN substrate 100 increases. Such embodiments provide higher dopant concentrations at the top of the epitaxial regions 401 where a metal contact can be subsequently formed. Other embodiments utilize heavily doped contact layers (not shown) to form ohmic contacts.
The device illustrated in
Although some embodiments provided herein (e.g., the embodiment illustrated in
In summary, the process flow illustrated in
The method also includes removing a portion of the n-type GaN-based epitaxial layer to form a plurality of protrusions extending to a predetermined distance from the first surface of the GaN-based substrate (1014) and forming a p-type GaN-based epitaxial layer using a blanket regrowth process (1016). The blanket regrowth fills the recessed regions between adjacent protrusions and covers the surface of the n-type GaN-based epitaxial layer. In some embodiments, the blanket regrowth results in a substantially planar regrowth surface, although this is not required by the present invention.
In an embodiment, removing a portion of the n-type GaN-based epitaxial layer includes masking portions of the n-type GaN-based epitaxial layer, etching unmasked portions of the n-type GaN-based epitaxial layer, and forming a plurality of recessed regions extending to a predetermined depth into the n-type GaN-based epitaxial layer. Thereby, the method forms the plurality of protrusions of n-type GaN-based epitaxial material.
Using an etch back process, the method includes removing a portion of the p-type GaN-based epitaxial layer to expose surfaces of the n-type GaN-based epitaxial layer (1018). The exposed surfaces have p-type GaN-based regions disposed therebetween, providing a surface with alternating p-type and n-type regions in a line running along the surface. The etch back process can provide a substantially planar surface such that the exposed surfaces of the n-type GaN-based epitaxial layer and upper surfaces of the p-type GaN-based regions are coplanar although this is not required by the present invention
Additionally, the method includes forming a first metallic structure electrically coupled to the exposed surfaces of the n-type GaN-based epitaxial layer and the p-type GaN-based regions (1020). A Schottky contact is formed between the first metallic structure and the exposed surfaces of the n-type GaN-based epitaxial layer. Additionally, an ohmic contact is formed between the first metallic structure and the exposed surfaces of the regrown p-type epitaxial material. The method also includes forming a second metallic structure electrically coupled to the second surface of the n-type GaN-based substrate (1022). At least one of the p-type GaN-based regions is configured to provide edge termination to the MPS diode in some embodiments and at least one of the p-type GaN-based regions is configured to provide an edge termination region to the MPS diode in other embodiments.
It should be appreciated that the specific steps illustrated in
After the blanket regrowth illustrated in
The design illustrated in
The contact metal structure 801 makes electrical contact with the top section of the regrown regions 701 as well as the exposed portions of the first III-nitride epitaxial layer. As illustrated in
Similar to the embodiment shown in
In the structure illustrated in
Although the metal contact is illustrated in
In summary, the process flow illustrated in
The method also includes forming a mask pattern coupled to the second surface of the first III-nitride epitaxial layer to define etch areas and etching the etch areas to form a plurality of recessed regions extending to a predetermined depth into the first III-nitride epitaxial layer (1114). The method further includes regrowing a second III-nitride epitaxial layer that fills the recessed regions and extends to a predetermined height from the second surface of the first III-nitride epitaxial layer (1116).
Additionally, the method includes forming a second mask pattern coupled to the second III-nitride epitaxial layer to define second etch areas and etching the second etch areas to define a plurality of regrown regions extending in a direction normal to the second surface of the first III-nitride epitaxial layer and to expose a plurality of portions of the first III-nitride epitaxial layer (1118). In an embodiment, the exposed plurality of portions of the first III-nitride epitaxial layer are individually interspersed between the plurality of regrown regions.
As illustrated in
After the mask/etch/regrowth processes, the method includes forming a first metallic structure electrically coupled to one or more of the plurality of regrown regions and one or more of the exposed portions of the first III-nitride epitaxial layer (1020). The first metallic structure can include Schottky contacts to first portions of the epitaxial structure (i.e., the first GaN epitaxial layer) and ohmic contacts to second portions of the epitaxial structure (i.e., the regrown p-type material). A second metallic structure electrically coupled to the second surface of the III-nitride substrate is formed to provide an ohmic contact to the diode (1022). Additionally, at least one of the plurality of regrown regions can be configured to provide edge termination to a semiconductor device or a junction termination extension to a semiconductor device.
It should be appreciated that the specific steps illustrated in
It is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.
Nie, Hui, Kizilyalli, Isik C., Edwards, Andrew P., Bour, David P., Raj, Madhan M., Alvarez, Brian
Patent | Priority | Assignee | Title |
9704949, | Jun 30 2016 | General Electric Company | Active area designs for charge-balanced diodes |
Patent | Priority | Assignee | Title |
20060022292, | |||
20060289891, | |||
20070029573, | |||
20070096239, | |||
20090179297, | |||
20110101369, | |||
20110133212, | |||
20110215338, | |||
WO2014028268, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 13 2012 | KIZILYALLI, ISIK C | AVOGY, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031491 | /0038 | |
Aug 13 2012 | NIE, HUI | AVOGY, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031491 | /0038 | |
Aug 13 2012 | RAJ, MADHAN M | AVOGY, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031491 | /0038 | |
Aug 13 2012 | ALVAREZ, BRIAN | AVOGY, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031491 | /0038 | |
Aug 13 2012 | BOUR, DAVID P | AVOGY, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031491 | /0038 | |
Aug 13 2012 | EDWARDS, ANDREW P | AVOGY, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031491 | /0038 | |
Aug 14 2012 | Avogy, Inc. | (assignment on the face of the patent) | / | |||
Mar 21 2014 | AVOGY, INC | Silicon Valley Bank | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 032611 | /0010 | |
Dec 05 2016 | AVOGY, INC | AVOGY ABC , LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 047951 | /0967 | |
Feb 28 2017 | AVOGY ABC , LLC | NEXGEN POWER SYSTEMS, INC | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR FROM AVOGY, INC TO AVOGY ABC , LLC PREVIOUSLY RECORDED ON REEL 045229 FRAME 0547 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 047827 | /0774 | |
Feb 28 2017 | AVOGY, INC | NEXGEN POWER SYSTEMS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 045229 | /0547 | |
Feb 05 2018 | Silicon Valley Bank | AVOGY, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 045317 | /0963 | |
Oct 20 2020 | NEXGEN POWER SYSTEMS, INC | SOUTH LAKE ONE LLC | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 054244 | /0822 | |
Mar 26 2021 | SOUTH LAKE ONE LLC | NEXGEN POWER SYSTEMS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 056973 | /0477 | |
Mar 08 2024 | NEXGEN POWER SYSTEMS, INC | Semiconductor Components Industries, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 066783 | /0161 | |
Mar 08 2024 | NEXGEN ASSIGNMENT FOR THE BENEFIT OF CREDITORS , LLC | Semiconductor Components Industries, LLC | CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 66783 FRAME: 161 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 067217 | /0886 | |
Mar 29 2024 | NEXGEN POWER SYSTEMS, INC | NEXGEN ASSIGNMENT FOR THE BENEFIT OF CREDITORS , LLC | NUNC PRO TUNC ASSIGNMENT SEE DOCUMENT FOR DETAILS | 067852 | /0662 |
Date | Maintenance Fee Events |
Aug 23 2018 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Aug 23 2018 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Aug 17 2022 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Aug 17 2022 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Jul 29 2024 | BIG: Entity status set to Undiscounted (note the period is included in the code). |
Date | Maintenance Schedule |
Mar 03 2018 | 4 years fee payment window open |
Sep 03 2018 | 6 months grace period start (w surcharge) |
Mar 03 2019 | patent expiry (for year 4) |
Mar 03 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 03 2022 | 8 years fee payment window open |
Sep 03 2022 | 6 months grace period start (w surcharge) |
Mar 03 2023 | patent expiry (for year 8) |
Mar 03 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 03 2026 | 12 years fee payment window open |
Sep 03 2026 | 6 months grace period start (w surcharge) |
Mar 03 2027 | patent expiry (for year 12) |
Mar 03 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |