Methods and apparatus are provided for transmitting and receiving encoded data. A codeword is generated by encoding an information word. Some parity bits are punctured in the generated codeword. A frame including the punctured codeword is transmitted. Additional parity bits for decoding the information word are transmitted in one or more other frames.

Patent
   9154341
Priority
Nov 18 2009
Filed
Mar 05 2014
Issued
Oct 06 2015
Expiry
Nov 18 2030

TERM.DISCL.
Assg.orig
Entity
Large
0
35
currently ok
1. A method for transmitting encoded data, comprising:
generating a codeword by encoding an information word;
puncturing one or more parity bits in the codeword to generate a punctured codeword;
transmitting a frame including at least a part of the punctured codeword; and
transmitting additional parity bits for obtaining the information word in one or more other frames.
18. An apparatus for transmitting encoded data, comprising:
an encoder configured to generate a codeword by encoding an information word;
a puncturer configured to puncture one or more parity bits in the codeword to generate a punctured codeword; and
a framer configured to generate a frame including at least a part of the punctured codeword and one or more other frames including additional parity bits for obtaining the information word.
9. A method for receiving encoded data, comprising:
receiving a plurality of frames, wherein one or more parity bits are punctured;
obtaining positions of the punctured parity bits; and
obtaining an information word by decoding one of the received plurality of frames, taking into account the obtained positions of the punctured parity bits,
wherein one or more frames, other than the one of the received plurality of frames, include additional parity bits for decoding the information word.
26. An apparatus for receiving encoded data, comprising:
a receiver configured to receive a plurality of frames, wherein one or more parity bits are punctured;
a controller configured to obtain positions of the punctured parity bits, and obtain an information word by decoding one of the received plurality of frames, taking into account the obtained positions of the punctured parity bits,
wherein one or more frames, other than the one of the received plurality of frames, include additional parity bits for decoding the information word.
2. The method of claim 1, wherein puncturing the one or more parity bits comprises puncturing the one or more parity bits according to a specific puncturing pattern.
3. The method of claim 2, wherein the additional parity bits are generated by selecting the additional parity bits based on a puncturing order of the specific puncturing pattern or a reverse order of the puncturing order.
4. The method of claim 1, wherein the additional parity bits are generated by selecting remaining bits except for the punctured bits.
5. The method of claim 4, wherein if the remaining bits except for the punctured bits are all selected as the additional parity bits, all or at least one of the punctured bits are selected as the additional parity bits.
6. The method of claim 1, wherein the additional parity bits are generated by selecting the punctured bits.
7. The method of claim 6, wherein if the punctured bits are all selected as the additional parity bits, all or at least one of non-punctured parity bits are selected as the additional parity bits.
8. The method of claim 1, wherein the one or more other frames precede the frame including at least the part of the punctured codeword.
10. The method of claim 9, wherein the additional parity bits are generated by:
generating the parity bits for the information word;
generating a codeword by encoding the information word using the generated parity bits; and
puncturing one or more of the parity bits of the codeword.
11. The method of claim 10, wherein puncturing the one or more of the parity bits comprises puncturing the one or more of the parity bits according to a specific puncturing pattern.
12. The method of claim 11, wherein the additional parity bits are selected based on a puncturing order of the specific puncturing pattern or a reverse order of the puncturing order.
13. The method of claim 9, wherein remaining bits except for the punctured bits are selected as the additional parity bits.
14. The method of claim 13, wherein if the remaining bits except for the punctured bits are all selected as the additional parity bits, all or at least one of the punctured bits are selected as the additional parity bits.
15. The method of claim 9, wherein the punctured bits are selected as the additional parity bits.
16. The method of claim 15, wherein if the punctured bits are all selected as the additional parity bits, all or at least one of non-punctured parity bits are selected as the additional parity bits.
17. The method of claim 9, wherein the one or more other frames precede the one of the received plurality of frames.
19. The apparatus of claim 18, wherein the puncturer is further configured to puncture the one or more parity bits according to a specific puncturing pattern.
20. The apparatus of claim 19, further comprising a controller configured to select the additional parity bits based on a puncturing order of the specific puncturing pattern or a reverse order of the puncturing order.
21. The apparatus of claim 18, wherein the controller is further configured to select remaining bits except for the punctured bits, as the additional parity bits.
22. The apparatus of claim 21, wherein if the remaining bits except for the punctured bits are all selected as the additional parity bits, the controller is further configured to select all or at least one of the punctured bits, as the additional parity bits.
23. The apparatus of claim 18, wherein the controller is further configured to select the punctured bits as the additional parity bits.
24. The apparatus of claim 23, wherein if the punctured bits are all selected as the additional parity bits, the controller is further configured to select all or at least one of non-punctured bits, as the additional parity bits.
25. The apparatus of claim 18, wherein the one or more other frames precede the frame including at least the part of the punctured codeword.
27. The apparatus of claim 26, wherein the punctured bits are selected as the additional parity bits.
28. The apparatus of claim 27, wherein if the punctured bits are all selected as the additional parity bits, all or at least one of non-punctured parity bits are selected as the additional parity bits.
29. The apparatus of claim 26, wherein the one or more other frames precede the one of the received plurality of frames.

This application is a Continuation application of U.S. patent application Ser. No. 12/949,408, filed on Nov. 18, 2010, which claims priority under 35 U.S.C. §119(a) to Korean Patent Applications filed in the Korean Intellectual Property Office on Nov. 18, 2009, Dec. 3, 2009, Jan. 6, 2010, and Nov. 12, 2010, which were assigned Serial Nos. 10-2009-0111489, 10-2009-0119207, 10-2010-0001007, and 10-2010-0112601, respectively, the entire disclosures of all of which are hereby incorporated by reference.

1. Field of the Invention

The present invention relates generally to a communication system, and more particularly, to a transmission and reception method and apparatus for obtaining diversity effects.

2. Description of the Related Art

In wireless communication systems, link performances significantly degrade from various noises and fading of channels, and Inter-Symbol Interference (ISI). Therefore, to realize high-speed digital communication systems providing high data throughput and reliability, such as a next-generation mobile communication system, a digital broadcasting system, and a mobile Internet system, it is important to develop technologies for coping with noise, fading, and ISI. Recently, error-correcting codes have been studied to improve communication reliability by efficiently restoring information distortion.

A Low-Density Parity Check (LDPC) code, which was first introduced in the 1960s, was never commonly implemented due to its implementation complexity far exceeding the then current technology. However, as a turbo code, which was discovered in 1993, shows performance close to the Shannon's channel capability, many studies have been conducted on iterative decoding and graph-based channel encoding, along with many interpretations that have been made on the performance and characteristics of the turbo code. Upon this opportunity, the LDPC code was restudied in late 1990s, proving that the LDPC code also has performance close to Shannon's channel capacity, if decoded by sum-product algorithm-based iterative decoding on a Tanner graph (a specific case of a factor graph) corresponding to the LDPC code.

The LDPC code is commonly defined by a parity check matrix, and can be represented using a bipartite graph called a Tanner graph. An LDPC code is used to generate a codeword including Nldpc bits or symbols by receiving and LDPC-encoding an information word including Kldpc bits or symbols. For convenience of description, only a codeword including Nldpc bits, generated by receiving and LDPC-encoding an information word including Kldpc bits will be considered herein. That is, a codeword c=[c0, c1, c2, c3, . . . , cNldpc-1] is generated by receiving and LDPC-encoding an information word I={i0, i1, i2, . . . , iKldpc-1} including Kldpc input bits. That is, the codeword is a bit stream including a plurality of bits, and codeword bits are the bits of the codeword. Similarly, the information word is a bit stream including a plurality of bits, and information bits are the bits of the information word.

For a systematic code, a codeword is generated as c=[c0, c1, c2, c3, cNldpc-1]=[i0, i1, . . . , iKldpc-1, p0, p1, . . . , pNldpc-1], where P=[p0, p1, . . . , pNldpc-1] represents parity bits, and the number of parity bits is Nparity=Nldpc−Kldpc.

Because the TLPC code is defined by a parity check matrix, a sequence c satisfying Equation (1) becomes a codeword for an LDPC code.
H·cT=0  (1)

In Equation (1), c=[c0, c1, c2, c3, . . . , cNldpc-1]. The parity check matrix H includes Nldpc columns, and means that an i-th column is associated with an i-th codeword bit ci.

As indicated above, an LDPC code may be represented by a bipartite graph based on a parity check matrix. The bipartite graph means that vertexes constituting the graph are divided into two different types. The LDPC code is represented by a bipartite graph including Nldpc vertexes, which are called variable nodes and check nodes. The variable nodes correspond to encoded bits on a one-to-one basis, meaning that an i-th variable node corresponds to an i-th codeword bit.

FIG. 1 illustrates an example of a parity check matrix H of an LDPC code including four rows and eight columns.

Referring to FIG. 1, the parity check matrix H generates a length-8 LDPC codeword because it has eight columns, which correspond to eight encoded bits, respectively.

FIG. 2 illustrates a Tanner graph corresponding to the parity check matrix H as illustrated in FIG. 1.

Referring to FIG. 2, the Tanner graph of the LDPC code includes eight variable nodes x0 202, x1 204, x2 206, x3 208, x4 210, x5 212, x6 214, and x7 216, and four check nodes 218, 220, 222, and 224. An i-th column and a j-th row in the parity check matrix H of the LDPC code correspond to an i-th variable node xi and a j-th check node, respectively. In addition, a value of 1, i.e., a non-zero value, in the point where an i-th column and a j-th row cross in the parity check matrix H of the LDPC code means that an edge exists between the i-th variable node xi and the j-th check node on the Tanner graph as illustrated in FIG. 2.

Generally, an LDPC code is decoded using a Tanner graph. That is, variable nodes and check nodes generate messages, and exchange the messages through their edges, thereby performing iterative decoding. Therefore, there are correlations between variable nodes connected to one check node, and the correlations should be considered during shortening and puncturing.

In the Tanner graph of the LDPC code, degrees of variable nodes and check nodes indicate the number of edges connected thereto, and are identical to the number of non-zero entries in columns or rows corresponding to their nodes in the parity check matrix of the LDPC code. For example, in FIG. 2, degrees of variable nodes x0 202, x1 204, x2 206, x3 208, x4 210, x5 212, x6 214, and x7 216 are 4, 3, 3, 3, 2, 2, 2, and 2, respectively, and degrees of check nodes 218, 220, 222, and 224 are 6, 5, 5, and 5, respectively. The numbers of non-zero entries in columns in the parity check matrix H of FIG. 1, which correspond to the variable nodes in FIG. 2, are also 4, 3, 3, 3, 2, 2, 2, and 2, respectively, and the numbers of non-zero entries in rows in the parity check matrix H of FIG. 1, which correspond to the check nodes in FIG. 2, are also 6, 5, 5, and 5, respectively. The variable nodes correspond to codeword bits on a one-to-one basis. Therefore, if an i-th variable node corresponds to an i-th codeword bit on a one-to-one basis, a degree of an i-th variable node can be considered as a degree of an i-th codeword bit.

The density of ‘1’ decreases with an increase in Nldpc in the parity check matrix. Generally, because the density of non-zero entries for an LDPC code is inversely proportional to the codeword length Nldpc, an LDPC code with a large value for Nldpc has a very low density. The use of “low density” in the name of the LDPC code was derived from this principle.

Because an LDPC code is defined by a parity check matrix, a system stores the parity check matrix in order to apply the LDPC code. Generally, to store an LDPC code, position information of a weight of 1 in the parity check matrix is stored. However, because a codeword length of an LDPC code used in an actual system ranges from hundreds of bits to hundreds of thousands of bits, a memory required to store the position information of a weight of 1 is very large in capacity if the codeword length of the LDPC code is very long.

To overcome these shortcomings, many studies have been conducted on various LDPC codes having specific structures. For an LDPC code having a specific structure, because positions of a weight of 1 are limited in its parity check matrix according to a specific condition, the positions of a weight of 1 can be stored more efficiently.

FIG. 3 illustrates an example of an LDPC code having a specific structure. It is assumed herein that an LDPC code has a systematic structure, in which a codeword includes an information word.

Referring to FIG. 3, the parity check matrix includes an information part (or information word part) and a parity part. The information part includes Kldpc columns, and the parity part includes Nparity=Nldpc−Kldpc columns. The number of rows in the parity check matrix is Nldpc−Kldpc, which is the same as the number of columns in the parity part.

Here, Nldpc represents a length of an LDPC codeword, Kldpc represents a length of an information word, and Nldpc−Kldpc represents a length of a parity part. The length of a codeword refers to the number of bits included in the codeword. Similarly, the length of an information word refers to the number of bits included in the information word. In addition, integers M and Qldpc are determined to meet

Q ldpc = ( N ldpc - K ldpc ) M , and K ldpc M
is also an integer. M and Qldpc are subject to change according to the codeword length and the code rate.

In the parity check matrix illustrated in FIG. 3, positions of a weight of 1 in a Kldpc-th column to an (Nldpc−1)-th column, which is a part corresponding to the parity bits, have a dual diagonal structure. Therefore, it is noted that degrees of columns corresponding to the parity bits are all 2, except for a degree of the (Nldpc−1)-th column, which is 1.

Referring to FIG. 3, in the parity check matrix, a structure of a 0-th column to a (Kldpc−1)-th column, i.e., a part corresponding to an information word, can be made according to the following rules.

Rule 1: In the parity check matrix, a total of

K ldpc M
column groups are generated by grouping Kldpc columns corresponding to an information word on an M-column basis. Columns in each column group are generated according to Rule 2 below.

Rule 2: Positions of 1 in a 0-th column in an i-th

( i = 1 , , K ldpc M )
column group are determined. Assuming that a degree of a 0-th column in each i-th column group is represented by Di, if positions of rows with 1 are Ri,0(1), Ri,0(2), . . . , Ri,0(Di), then positions Ri,0(k)(k=1, 2, . . . , Di) of rows with 1 in a j-th (j=1, 2, . . . , M−1) column in an i-th column group are defined as shown in Equation (2) below.

R i , j ( k ) = R i , ( j - 1 ) ( k ) + q mod ( N ldpc - K ldpc ) k = 1 , 2 , , D i , i = 1 , , K ldpc M , j - 1 , , M - 1 ( 2 )

According to Rules 1 and 2, degrees of columns in an i-th

( i = 1 , , K ldpc M )
column group are all equal to Di.

A more detailed example will be described below for a better understanding of a structure of an LDPC code that stores information about the parity check matrix according to above rules. In the following detailed example, for Nldpc=30, Kldpc=15, M=5, and Qldpc=3, position information of rows with 1 in a 0-th column in each of three column groups may be represented in sequences called “weight-1 position sequences”, as shown below.
R1,0(1)=1,R1,0(2)=2,R1,0(3)=8,R1,0(4)=10,
R2,0(1)=0,R2,0(2)=9,R2,0(3)=13,
R3,0(1)=0,R3,0(2)=14.

For convenience, only the weight-1 position sequences for positions of rows with 1 in a 0-th column in each column group are represented on a column group basis, as shown below.

1 2 8 10

0 9 13

0 14

That is, the i-th weight-1 position sequence sequentially represents position information of rows with 1 in an i-th column group.

An LDPC code achieves encoding and decoding for a given number Kldpc of information bits and a given number Nldpc of codeword bits. The number Nparity of parity bits is Nldpc−Kldpc. If the given number Kldpc of information bits is greater than the number Ki of information bits being input to an encoder, the information bits undergo shortening by Kldpc−Ki before being transmitted. In addition, if the required number Ntx-parity=Ntxldpc−Ki of parity bits is less than the number Nparity of parity bits, the parity bits undergo puncturing by Nparity−Ntx-parity before being transmitted. The Ntx-parity represents a length of parity bits actually used, and can be calculated based on the length Ki of the input information word and the code rate for transmission. As the actual operations of shortening and puncturing are not directly related to the embodiment of the present invention that will be described below, detailed descriptions of the shortening and puncturing are omitted.

In some cases, when carrying encoded data, Additive White Gaussian Noise (AWGN) channels may ensure very good performance, but fading channels may fail to obtain sufficient diversity. Therefore, a method capable of overcoming this problem is required.

FIG. 4 illustrates OFDM frames in a on a Digital Video Broadcasting the 2nd Generation Terrestrial (DVB-T2) system and a Digital Video Broadcasting Next Generation Handheld (DVB-NGH) system.

Referring to FIG. 4, a plurality of frames each include a plurality of OFMD symbols. One frame includes a P1/P2 symbol part and a data part. Signaling information is mapped to the P1/P2 symbol part, and the mapped information is transmitted on the P1/P2 symbol part. Data other than the signaling information is mapped to the data part, and the mapped data is transmitted on a plurality of OFDM symbols. Accordingly, the data signals are transmitted on a plurality of frames, making it possible to obtain sufficient diversity gain. However, the signaling information cannot obtain sufficient diversity gain, which leads to performance degradation.

Accordingly, the present invention is designed to address at least the above-described problems and/or disadvantages and to provide at least the advantages described below.

An aspect of the present invention is to provide a method and apparatus for transmitting data with sufficient diversity gain.

Another aspect of the present invention is to provide a method and apparatus for generating parity groups with sufficient diversity gain.

In accordance with an aspect of the present invention, a method is provided for transmitting encoded data. A codeword is generated by encoding an information word. Some parity bits are punctured in the generated codeword. A frame including the punctured codeword is transmitted. Additional parity bits for decoding the information word are transmitted in one or more other frames.

In accordance with another aspect of the present invention, a method is provided for receiving encoded data. A plurality of frames is received. Some of parity bits are punctured. Positions of the punctured parity bits are obtained. An information word is obtained by decoding one of the received plurality of frames, taking into account the obtained positions of the punctured parity bits. One or more frames, other than the one of the received plurality of frames, include additional parity bits for decoding the information word.

In accordance with another aspect of the present invention, an apparatus is provided for transmitting encoded data. The apparatus includes an encoder for generating a codeword by encoding an information word. The apparatus also includes a puncturer for puncturing some parity bits in the generated codeword. The apparatus further includes a framer for generating a frame including the punctured codeword and one or more other frames including additional parity bits for decoding the information word.

The above and other aspects, features, and advantages of certain embodiments of the present invention will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:

FIG. 1 illustrates a parity check matrix of a length-8 LDPC code;

FIG. 2 illustrates a Tanner graph corresponding to a parity check matrix of a length-8 LDPC code;

FIG. 3 illustrates a parity check matrix of an LDPC code used in a DVB-T2 system;

FIG. 4 illustrates a frame structure in a form for a DVB-T2/NGH system;

FIG. 5 illustrates a frame structure based on Rule 3 according to an embodiment of the present invention;

FIG. 6 illustrates parity bits included in Qldpc groups according to an embodiment of the present invention;

FIG. 7 illustrates a frame structure based on Rule 4 according to an embodiment of the present invention;

FIGS. 8A to 8C illustrate frame structures based on Rule 5 according to an embodiment of the present invention;

FIG. 9 illustrates a frame structure of a DVB-T2/NGH system according to an embodiment of the present invention;

FIG. 10 illustrates a frame structure of a DVB-T2/NGH system according to another embodiment of the present invention;

FIG. 11 illustrates a frame structure of a DVB-T2/NGH system according to another embodiment of the present invention;

FIGS. 12A-12C, 13A-13C, and 14A-14D are diagrams illustrating methods of selecting additional parity bits according to different embodiments of the present invention;

FIG. 15 is a block diagram illustrating a transmission and reception apparatus according to an embodiment of the present invention;

FIG. 16 is a block diagram illustrating a transmission apparatus according to an embodiment of the present invention;

FIG. 17 is a block diagram illustrating a reception apparatus according to an embodiment of the present invention;

FIG. 18 is a block diagram illustrating a transmission apparatus according to an embodiment of the present invention;

FIG. 19 is a block diagram illustrating a reception apparatus according to an embodiment of the present invention;

FIG. 20 is a flowchart illustrating a transmission method according to an embodiment of the present invention;

FIG. 21 is a flowchart illustrating a reception method according to an embodiment of the present invention;

FIGS. 22A and 22B are diagrams illustrating various frame structures according to different embodiments of the present invention; and

FIG. 23 is a diagram illustrating a method for selecting additional parity bits according to an embodiment of the present invention.

Throughout the drawings, the same drawing reference numerals will be understood to refer to the same elements, features and structures.

Various embodiments of the present invention will be described in detail below with reference to the accompanying drawings. In the following description, specific details such as detailed configuration and components are provided merely to assist in an overall understanding of the described embodiments of the present invention. Therefore, it should be apparent to those skilled in the art that various changes and modifications of the embodiments described herein can be made without departing from the scope and spirit of the invention. In addition, descriptions of well-known functions and constructions are omitted for clarity and conciseness.

Additionally, while detailed descriptions of the present invention will be made based on a DVB-T2 system and a DVB-NGH system, which are typical European digital broadcasting standards, it will be understood by those of ordinary skill in the art that the present invention is not limited to these systems. In addition, while the present invention will be described in conjunction with a method of transmitting signaling information, the present invention is not limited to transmission of the signaling information.

The codeword described below include two parts, i.e., a first part, which is an information part including actual information words, and a second part, which is a parity part including additional information obtained by receiving and encoding information words. As described above, if needed, a codeword can be created from data by puncturing and shortening.

For convenience of description, it is assumed herein that the term ‘codeword’ refers to all of an information word and parity bits obtained by encoding the information word. That is, the parity bits include both non-punctured parity bits and punctured parity bits.

If sufficient diversity gain cannot be obtained during transmission of the codeword, an additional diversity gain may be obtained by transmitting data on a plurality of frames.

Method 1

Information words are transmitted in a z-th frame, and additional parity bits are created based on information word and parity bits, which can be obtained by encoding information words. The additional parity bits are transmitted over s frames. Groups of additional parity bits transmitted in associated frames are represented by G(0), G(1), . . . , G(s−1), and the numbers of bits in the groups are Naddparity0, Naddparity1, . . . , Naddparitys-1. The additional parity bits are grouped according to specific rules.

The term “additional parity bits” refers to parity bits that are transmitted on frames different from those of information words, separate from the parity bits that are transmitted on the same frames as those of the information words.

As described above, a code is generated based on an (Nldpc, Kldpc) code. Accordingly, a puncturing pattern of parity bits, suitable for the code, can be calculated. However, a detailed description of a method for calculating a puncturing pattern will be omitted so as not to obscure the subject matter of the present invention.

The term “puncturing pattern of parity bits” refers to an order of indexes of punctured parity bits. That is, if the number of punctured parity bits is Npunc=2, then Npunc=2 elements are sequentially selected in the puncturing pattern and parity bits having the selected values as their indexes are punctured. Assuming that a puncturing pattern set, or a puncturing order, is A={1, 5, 2, 6, 4, 0, 3, 7}, if the number of punctured parity bits is 2, then two indexes 1 and 5 are sequentially selected in the puncturing pattern set A. As a result, p1 and p5 are punctured from the parity bits p0, p1, p2, p3, p4, p5, p6, and p7, and the remaining parity bits p0, p2, p3, p4, p6, and p7 are selected as a parity part and transmitted.

For the information word and parity bits, additional parity bits can be created using Rule 3, as described below.

Rule 3

Additional parity bits may be selected from among parity bits and information bits. An order of selecting additional parity bits from the parity bits is based on a puncturing order. In this case, either a normal order or a reverse order of the puncturing pattern may be used. Otherwise, additional parity bits are selected from information bits, and information bits capable of guaranteeing excellent performance are selected in order.

Generally, bits concatenated in an order of a puncturing pattern are created to have a low correlation. That is, the order of the puncturing pattern is determined such that even though both of two concatenated bits suffer from deep fading and are not easily restored, the restoration may be easily achieved by using other bits. For example, when bits concatenated in a normal order or a reverse order of the puncturing pattern are mapped to the same groups and transmitted on the same frames, even though all the frames suffer from deep fading, the restoration may be easily achieved by other parity bits. Therefore, the restoration may be easily achieved by selecting additional parity bits in the normal order or the reverse order of the puncturing pattern as in Rule 3.

In Rule 3, additional parity bits may be created by first determining an order of remaining bits, except for the punctured bits, and then selecting the punctured bits after selecting the non-punctured bits.

In Rule 3, when additional parity bits are selected after the punctured bits are all selected, bits capable of guaranteeing excellent performance may be selected from among information bits and parity bits using a greedy algorithm. The greedy algorithm selects the best performance bits among the codeword bits when primarily selecting additional parity bits, and selects the best performance bits among the remaining bits, with the first selected bits fixed as previously selected bits, when secondarily selecting additional parity bits. The following should be considered in selecting high-performance bits.

1) Degrees of variable nodes corresponding to codeword bits

2) Minimum cycles of variable nodes corresponding to codeword bits

3) Bit Error Rate (BER) performance of codeword bits

While two embodiments of selecting additional parity bits using the greedy algorithm will be described below, various other methods are also available.

Additionally, the following descriptions assume that the numbers of elements in groups of additional parity bits are Naddparity0, Naddparity1, . . . , Naddparitys-1, and a sum of these values is total Ntotal=Naddparity0+ . . . +Naddparitys-1.


Ntotal=Naddparity0+ . . . +Naddparitys-1<Nldpc−Kldpc

If a length of a parity part is greater than a sum of the numbers of elements in groups of additional parity bits, groups of additional parity bits are created based on parity bits of a codeword according to order of a puncturing pattern.

FIG. 5 illustrates a frame structure based on Rule 3 according to an embodiment of the present invention.

Referring to FIG. 5, a codeword includes an information part and a parity part. As an example, in FIG. 7, a length of the information part, after undergoing shortening, is 7 bits, I={i0, i1, . . . , i6}, the parity part is 8 bits in length, P={p0, p1, p2, . . . , p7}, and a puncturing pattern set representing puncturing order is A={1, 5, 2, 6, 4, 0, 3, 7}.

For Npunc=2, s=3, and Naddparity0=Naddparity1=Naddparity2=2 (where Npunc is the number of punctured bits, s is the number of frames on which additional parity bits are transmitted, and Naddparity0, Naddparity1, and Naddparity2 are the numbers of additional parity bits transmitted on their associated frames), groups of additional parity bits are created as follows.

Because the number of punctured bits is 2, p1 and p5 are punctured according to the puncturing pattern set A.

Because elements included in groups of additional parity bits are determined from among the bits p0, p2, p3, p4, p6, and p7, not the punctured bits p1 and p5, according to the normal puncturing order, a first group is G(0)={p2, p6}, a second group is G(1)={p4, p0}, and a third group is G(2)={p3, p7}. The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame.

Conversely, if elements included the groups of the additional parity bits are determined from the bits, except for the punctured bits, according to the reverse puncturing order, a first group is G(0)={p7, p3}, a second group is G(1)={p0, p4}, and a third group is G(2)={p6, p2}. The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame.

While the determined groups are sequentially transmitted, the transmission order of the groups is subject to change.


Ntotal=Naddparity0+ . . . +Naddparitys-1≧Nldpc−Kldpc

If a length of a parity part is less than or equal to a sum of the numbers of elements in groups of additional parity bits, groups of additional parity bits are created based on parity bits and information bits of a codeword.

Again, a codeword includes an information part and a parity part. Using the same example as above, a length of the information part, after undergoing shortening, is 7 bits, I={i0, i1, . . . , i6}, the parity part is 8 bits in length and is P={p0, p1, p2, . . . , p7}, and a puncturing pattern set representing puncturing order is A={1, 5, 2, 6, 4, 0, 3, 7}.

For Npunc=2, s=3, and Naddparity0=Naddparity1=Naddparity2=3 (where Npunc is the number of punctured bits, s is the number of frames on which additional parity bits are transmitted, and Naddparity0, Naddparity1, and Naddparity2 are the numbers of additional parity bits transmitted on their associated frames), groups of additional parity bits are created as follows.

Because the number of punctured bits is 2, p1 and p5 are punctured according to the puncturing pattern set A.

Because elements included groups of additional parity bits are determined according to the normal puncturing order, a first group is G(0)={p2, p6, p4}, a second group is G(1)={p0, p3, p7}, and a third group is G(2)={p1, p5, i0}. Notably, the third group includes the parity bits p1 and p5, which were previously punctured, and one bit i0 from among the codeword bits. The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame.

Conversely, if the elements included in the groups of the additional parity bits are determined according to the reverse puncturing order, a first group is G(0)={p7, p3, p0}, a second group is G(1)={p4, p6, p2}, and a third group is G(2)={p5, p1, i0}. Likewise, the third group includes the parity bits p5 and p1, which were previously punctured, and one bit i0 among the codeword bits. The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame.

While the determined groups are sequentially transmitted, the transmission order of the groups is subject to change.

A method for generating a plurality of groups of additional parity bits based on information bits and parity bits in accordance with Rule 3 will be described in more detail below.

For the parity check matrix of an LDPC code illustrated in FIG. 3, having a codeword length of Nldpc and an information word length Kldpc, the parity bits can be represented as {pp, p1, . . . , pNldpc-Kldpc-1} and Qldpc groups of parity bits can be generated.

FIG. 6 illustrates parity bits included in Qldpc groups according to an embodiment of the present invention.

An index group representing index values of parity bits included in a j-th group from among the Qldpc groups can be expressed as shown in Equation (3) below.
I(j)={k|k mod Qldpc=j,0≦k<Nldpc−Kldpc} for 0≦j<Qldpc  (3)

Based on Equation (3), an index group of parity bits for a puncturing pattern representing the puncturing order can be calculated as shown in Equation (4) below.
A360×j+i=Iip(j)) for 0≦i<359, 0≦j<Qldpc  (4)

That is, a (360×j+i)-th element in a puncturing pattern set A, which indicates a puncturing order, is the same as an i-th element in an I(π(j)) index group. π(j) for 0≦j<Qldpc is defined as Table 1 below.

TABLE 1
Order of parity group to be punctured, {πP(j), 0 d j < Qldpc = 25}
Modulation πP(0) πP(1) πP(2) πP(3) πP(4) πP(5) πP(6) πP(7) πP(8) πP(9) πP(10) πP(11) πP(12)
and Code rate πP(13) πP(14) πP(15) πP(16) πP(17) πP(18) πP(19) πP(20) πP(21) πP(22) πP(23) πP(24)
BPSK/ 1/2 6 4 18 9 13 8 15 20 5 17 2 24 10
QPSK 22 12 3 16 23 1 14 0 21 19 7 11
16-QAM 1/2 6 4 13 9 18 8 15 20 5 17 2 22 24
7 12 1 16 23 14 0 21 10 19 11 3
64-QAM 1/2 6 15 13 10 3 17 21 8 5 19 2 23 16
24 7 18 1 12 20 0 4 14 9 11 22

Table 1 may change, e.g., according to system requirements.

If the number of punctured bits is represented by Npunc and the number of elements in a group l(for 0≦l<s) is represented by Naddparityl, an index group of parity bits in a group l(for 1≦l<s) can be calculated using Equation (5) below.

C ( l ) = { A N punc + N add_parity 0 + + N add_parity l - 1 , , A N punc + N add_parity 0 + + N add_parity 1 - 1 } C ( l ) = { A N punc + ( N group 0 + + N groupl 1 ) , A N punc + ( N group 0 + + N groupl 1 ) , , A N punc + ( N group 0 + N group 1 - 1 ) } ( 5 )

That is, Naddparityl indexes of parity bits included in an l-th group of additional parity bits are sequentially selected, except for indexes corresponding to punctured parity bits in the puncturing pattern set A.

Alternatively, indexes of parity bits included in a group of additional parity bits may be selected in a reverse order of the puncturing pattern. In this case, an index group of parity bits in a group l can be calculated using Equation (6) below.

C ( 0 ) = { A N parity - 1 , A N parity - 2 , , A N parity - N add_parity 1 - 1 } C ( l ) = { A N parity - ( N add_parity 0 + + N add_parity l - 1 ) , A N parity - ( N add_parity 0 + + N add_parity l - 1 - 1 ) , , A N parity - ( N add_parity 0 + + N add_parity 1 - 1 ) } l l < s ( 6 )

In Equation (6), Nparity=Nldpc−Kldpc represents the number of parity bits.

That is, Nadd-parityl indexes of parity bits included in an l-th group of additional parity bits are selected in reverse order in the puncturing pattern set A indicative of puncturing order, starting with the last bit.

Based on the group of indexes calculated using Equation (5) or (6), elements in a group of parity bits transmitted over a plurality of frames can be expressed as shown in Equation (7) below.
G(l)={pk|∀kεC(l)} for 0≦l<s  (7)

In Equation (7), pk represents a k-th parity bit in the parity check matrix. Using Equation (7), the parity bits having values belonging to an l-th group C(l) of indexes calculated in Equation (6), are included in an l-th group C(l) of additional parity bits.

Accordingly, Equation (7) generates group satisfying Rule 3.

Rule 4

Additional parity bits are created based on parity bits and information bits by sequentially selecting parity bits and mapping them to groups G(0), G(1), . . . , G(s−1) in order. As for the information bits, information bits more likely to provide better performance are sequentially selected.

In creating additional parity bits according to Rule 4, an order of the additional parity bits to be created may also be determined from remaining bits, i.e., the non-punctured bits. However, after all the non-punctured bits are selected, the punctured bits may be selected.

In Rule 4, if additional parity bits should be selected, even after the punctured parity and non-punctured bits are all selected, bits more likely to provide better performance may be selected from information bits and parity bits using the greedy algorithm. The greedy algorithm is provided to select the best performance bits among codeword bits when primarily selecting additional parity bits, and select the best performance bits among the remaining bits, with the first selected bits fixed as previously selected bits, when secondarily selecting additional parity bits. The following should be considered in selecting high-performance bits.

1) Degrees of variable nodes corresponding to codeword bits

2) Minimum cycles of variable nodes corresponding to codeword bits

3) Bit Error Rate (BER) performance of codeword bits

In a parity check matrix with a parity part having a dual diagonal structure, because concatenated bits are connected to the same check nodes, there is a correlation between concatenated bits. Accordingly, it is preferable not to transmit the concatenated bits on the same channel. Thus, parity bits are mapped to different groups in sequence, in order to experience different channels.

FIG. 7 illustrates a frame structure based on Rule 4 according to an embodiment of the present invention.

Referring to FIG. 7, a codeword includes an information part and a parity part. Using the same example as above, a length of the information part, after undergoing shortening, is 7 bits, I={i0, i1, . . . , i6}, the parity part is 8 bits in length, P={p0, p1, p2, . . . , p7}, and a puncturing pattern set representing puncturing order is A={1, 5, 2, 6, 4, 0, 3, 7}.

For Npunc=2, s=3, and Naddparity0=Naddparity1=Naddparity2=2 (where Npunc is the number of punctured bits, s is the number of frames on which additional parity bits are transmitted, and Naddparity0, Naddparity1, and Naddparity2 are the numbers of additional parity bits transmitted on their associated frames), groups of additional parity bits are created as described below. It is assumed that a parity check matrix corresponding to the parity part is a dual diagonal matrix in structure.

Because the number of punctured bits is 2, p1 and p5 are punctured according to the puncturing pattern set A.

Because parity bits are sequentially mapped to groups according to Rule 4, among the bits p0, p2, p3, p4, p6, and p7, i.e., the non-punctured parity bits, p0 is mapped to a first group, p2 to a second group, p3 to a third group, p4 to the first group, p6 to the second group, and p7 to the third group. As a result, the first group is G(0)={p0, p4}, the second group is G(1)={p2, p6}, and the third group is G(2)={p3, p7}. The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame. While the determined groups are sequentially transmitted, transmission order of the groups is subject to change.

Again, a length of the information part, after undergoing shortening, is 7 bits, I={i0, i1, . . . , i6}, the parity part is 8 bits in length, P={p0, p1, p2, . . . , p7}, and a puncturing pattern set representing puncturing order is A={1, 5, 2, 6, 4, 0, 3, 7}.

For Npunc=2, s=3, and Naddparity0=Naddparity1=Naddparity2=3 (where Npunc is the number of punctured bits, s is the number of frames on which additional parity bits are transmitted, and Naddparity0, Naddparity1, and Naddparity2 are the numbers of additional parity bits transmitted on their associated frames), groups of additional parity bits are created as described below. It is assumed that a parity check matrix corresponding to the parity part is a dual diagonal matrix in structure.

Because the number of punctured bits is 2, p1 and p5 are punctured according to the puncturing pattern set A.

Because the number Naddparity0+Naddparity1+Naddparity3=9 of additional parity bits forming groups is greater than the number of parity bits, i.e., 8, bits included in the last group are selected from the information bits. That is, a first group is G(0)={p0, p4, p1}, a second group is G(1)={p2, p6, p5}, and a third group is G(2)={p3, p7, i0}.

The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame. While the determined groups are sequentially transmitted, transmission order of the groups is subject to change.

A method for generating additional parity bits in accordance with another embodiment of the present invention will be described below.

By transmitting non-punctured parity bits and an information word on the same frame and transmitting additional parity bits on other frames to obtain an additional diversity gain, it is possible to obtain diversity gain while reducing the actual code rate.

For convenience of description, it is assumed herein that the term ‘codeword’ refers to all of an information word and parity bits obtained by encoding the information word. That is, the parity bits include both non-punctured parity bits and punctured parity bits.

Method 2

Non-punctured parity bits are transmitted on a z-th frame, which is the same frame as that of the information word, and additional parity bits obtained from information word and parity bits, which are included in groups G(0), G(1), . . . , G(s−1), according to specific rules, are transmitted over s frames.

The additional parity bits are bits that are transmitted on previous frames, instead of being transmitted on the same frame as that of the information words, aside from the parity bits that are transmitted on the same frames as those of the information words. G(0), G(1), . . . , G(s−1) represent groups of additional parity bits.

Rule 5

Additional parity bits are selected from parity bits and information bits, and the parity bits that are not transmitted on the same frames as the information bits are first selected. The parity bits that are not transmitted on the same frames the information bits are punctured parity bits. When additional parity bits are selected from parity bits, an order of selection of the additional parity bits is determined according to a normal order or a reverse order of a puncturing pattern. As to the information bits, information bits that are more likely to have a better performance are sequentially selected.

In creating additional parity bits according to Rule 5, parity bits that are not transmitted on the frames that information bits are transmitted, i.e., the punctured parity bits, are first selected as additional parity bits. After these parity bits that are all selected, information bits and parity bits from the codeword are selected as additional parity bits.

In Rule 5, if additional parity bits should be selected, after all of the punctured parity bits are selected all, bits that are more likely to provide better performance may be selected from the information bits and the parity bits of the codeword using the greedy algorithm. As described above, the greedy algorithm is provided to select the best performance bits among codeword bits when primarily selecting additional parity bits, and select the best performance bits among the remaining bits, with the first selected bits fixed as previously selected bits, when secondarily selecting additional parity bits, and considers the following in selecting high-performance bits.

1) Degrees of variable nodes corresponding to codeword bits

2) Minimum cycles of variable nodes corresponding to codeword bits

3) BER performance of codeword bits

FIGS. 8A to 8C illustrate frame structures based on Rule 5 according to an embodiment of the present invention.

Referring to FIG. 8A, a codeword includes an information part and a parity part. A length of the information part, after undergoing shortening, is 7 bits, I={i0, i1, . . . , i6}, the parity part is 8 bits in length, P={p0, p1, p2, . . . , p7}, and a puncturing pattern set representing puncturing order is A={1, 5, 2, 6, 4, 0, 3, 7}.

If the number of parity bits transmitted on the same frames as those of information bits is 5, for Npunc=3, s=3, and Naddparity0=Naddparity1=Naddparity2=2 (where Npunc is the number of punctured bits, s is the number of frames on which additional parity bits are transmitted, and Naddparity0, Naddparity1, and Naddparity2 are the numbers of additional parity bits transmitted on their associated frames), groups of additional parity bits are created as described below.

Because Npunc=3, p1, p5, and p2 are punctured, and parity bits transmitted on the same frames as those of information bits are p0, p3, p4, p6, and p7.

In mapping bits to groups in a puncturing order according to Rule 5, a first group G(0)={p1, p5} is created by selecting parity bits p1 and p5, which have first and second elements of 1 and 5 in the puncturing pattern as their index values. For a second group, a parity bit p2 having a third element of 2 in the puncturing pattern as its index is selected. Because all of the punctured parity bits are selected, the second group is created by selecting one of the information bits and the non-punctured parity bits. If a first information bit is selected, the second group is G(1)={p2, i0}. If i1 and i2 are selected from among information bits and non-punctured parity bits to create a third group, the third group is G(2)={i1, i2}. The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame.

Referring to FIG. 8B, if bits are mapped to groups in a reverse order of the puncturing pattern, a first group G(0)={p2, p5}, a second group G(1)={p1, i0}, and a third group G(2)={i1, i2} are created by selecting bits from among the punctured parity bits {p1, p5, p2} among elements in the puncturing pattern set A, starting with the last bit. The first group is transmitted on a (k+2)-th frame, the second group on a (k+1)-th frame, and the third group on a k-th frame.

Referring to FIG. 8C, to facilitate easy selection of parity bits transmitted on frames, parity bits are sequentially transmitted in a reverse order of the puncturing pattern, after undergoing permutation. That is, because the puncturing pattern is A={1, 5, 2, 6, 4, 0, 3, 7}, parity bits are arranged as p7, p3, p0, p4, p6, p2, p5, and p1 in reverse order of the puncturing pattern, and parity bits transmitted on the same frames as those of the information bits are p7, p3, p0, p4, and p6, because five bits are sequentially selected from the arranged parity bits. Thus, for G(0), p2 and p5 are selected. For G(1), p1 is selected and one bit is selected from the information bits. For G(2), two bits are selected from the information bits according to the greedy algorithm.

While the determined groups are sequentially transmitted, the transmission order of the groups is subject to change.

A length of the information part, after undergoing shortening, is 7 bits, I={i0, i1, . . . , i6}, the parity part is 8 bits in length, P={p0, p1, p2, . . . , p7}, and a puncturing pattern set representing puncturing order is A={1, 5, 2, 6, 4, 0, 3, 7}.

For Npunc=3, s=3, and Naddparity0=Naddparity1=Naddparity2=4 (where Npunc is the number of punctured bits, s is the number of frames on which additional parity bits are transmitted, and Naddparity0, Naddparity1, and Naddparity2 are the numbers of additional parity bits transmitted on their associated frames), groups of additional parity bits are created as described below.

Because Npunc=3, p1, p5, and p2 are punctured, and p0, p3, p4, p6, and p7 are the parity bits transmitted on the same frames as those of information bits.

By mapping the remaining parity bits, i.e., the punctured parity bits, to groups in puncturing order according to Rule 5, a first group is G(0)={p1, p5, p2, i0}, a second group is G(1)={i1, i2, i3 i4}, and a third group is G(2)={i5, i6, p6, p4}. In creating the third group G(2), because the parity bits are arranged as i1, i5, p2, p6, i4, i0, p3, and p7 according to the puncturing pattern, and among them, i1, i5, and p2 were selected for the first group G(0), then p6, and i4 are selected for the third group G(2).

By mapping the punctured parity bits to groups in a reverse puncturing order, a first group is G(0)={p2, p5, p1, i0}, a second group is G(1)={i1, i2, i3, i4}, and a third group is G(2)={i5, i6, p7, p3}. In creating the third group G(2), because the parity bits are arranged as i7, i3, p0, p4, i6, i2, p5, and p1 in reverse order of the puncturing pattern, and among them, i2, i5, and p1 were selected for the first group G(0), then p7 and i3, which are first and second parity bits among the parity bits arranged in reverse puncturing order, are selected for the third group G(2).

The first group is transmitted on a (k+2)-th frame, the second group is transmitted on a (k+1)-th frame, and the third group is transmitted on a k-th frame.

While the determined groups are sequentially transmitted, the transmission order of the groups is subject to change. In addition, various other methods for selecting information bits are available in different embodiments of the present invention.

A method for creating additional parity bits when encoding and decoding are performed based on the parity check matrixes used in Digital Video Broadcasting the 2nd Generation Satellite (DVB-S2), DVB-T2, Digital Video Broadcasting the 2nd Generation Cable (DVB-C2), and DVB-NGH systems will be described below.

In the following description, it is assumed that a code rate of a parity check matrix is R=4/9, the number of information bits is Kldpc=7200, the number of codeword bits is Nldpc=16200, and the number of parity bits is Nparity=ldpc−Kldpc=9000.

As described above, for an information part of an LDPC code, blocks are generated on a 360-column basis. In a parity check matrix, a total of 20 column groups are generated by grouping 7200 columns corresponding to an information word on a 360-column basis. A parity part may express Qldpc groups, each of which includes 360 elements as shown in Equation (2) and represents indexes of parity bits. For a code rate R of 4/9, Qldpc=25. In addition, any of the puncturing patterns in Table 1 may be used.

For convenience of description, sets of indexes included in column groups of an information part can be expressed as shown in Equation (8) below.

X ( j ) = { k [ k 360 ] = j , 0 k < K bch } for 0 j < N info ( 8 )

In Equation (8), [k/360] indicates an integer less than k/360. For example, if k/360=0.2, [0.2]=0, or if k/360=11.8, [11.8]=11. In addition, Ninfo indicates the number of column groups in the information part, and Ninfo=20 for R=4/9. Additionally, Kbch indicates the number of information bits of a BCH code, when an LDPC code and a BCH code are used by being concatenated.

An order for creating optimal additional parity bits according to a length will be described below. The following description assumes that additional parity bits can be selected from parity bits in a reverse order of puncturing.

If the number of input information word is 7200, additional parity bits are first selected in a reverse order of puncturing, because puncturing and shortening are not required. That is, by selecting index values in the following order, information bits and parity bits corresponding to the index values are selected. In the following description, I(a) indicates a set of indexes of parity bits as defined in Equation (3), and X(a) indicates a set of indexes of information bits as defined in Equation (8). In other words, I(a) indicates that parity bits having elements of I(a) are selected as their indexes, and X(a) indicates that information bits having elements of X(a) are selected as their indexes.

I(11)→I(7)→I(19)→I(21)→I(0)→I(14)→I(1)→I(23)→I(16)→I(3)→I(12)→I(22)→I(10)→I(24)→I(2)→I(17)→I(5)→I(20)→I(15)→I(8)→I(13)→I(9)→I(18)→I(4)→I(6)

I(9)→I(26)→I(3)→I(15)→I(30)→I(13)→I(6)→I(19)→I(34)→I(16)→I(1)→I(23)→I(4)→I(17)→I(22)→I(24)→I(7)→I(11)→I(30)→I(10)→I(8)→I(2)→I(35)→I(28)→I(20)→I(18)→I(25)→I(33)→I(0)→I(21)→I(12)→I(5)→I(32)→I(29)→I(14)→I(27)

When more additional parity bits are required, bits are selected in the following order.

I(11)→I(7)→I(19)→I(21)→I(0)→I(14)→I(1)→I(23)→I(16)→I(3)→I(12)→I(22)→I(10)→I(24)→I(2)→I(17)→I(5)→I(20)→I(15)→I(8)→I(13)→I(9)→I(18)→I(4)→I(6)→X(5)→X(6)→X(7)→X(8)→X(9)→X(10)→X(11)→X(12)→X(13)→X(14)→X(15)→X(16)→X(17)→X(18)→X(19)→X(0)→X(1)→X(2)→X(3)→X(4)

X(4)→X(5)→I(9)→I(26)→X(6)→X(7)→X(8)→I(3)→I(15)→I(30)→I(13)→I(6)→I(19)→I(34)→I(16)→I(1)→I(23)→I(4)→I(17)→I(22)→I(24)→I(7)→I(11)→I(31)→I(10)→I(8)→I(2)→I(35)→I(28)→I(20)→I(18)→I(25)→I(33)→I(0)→I(21)→I(12)→I(5)→I(32)→I(29)→I(14)→I(27)

Thereafter, if even more additional parity bits are required, both of the above transmission orders are repeated in the same way.

As another example, if the number of input information word is 3600, 10 information bocks undergo shortening and 12 parity blocks undergo puncturing. As a result, the number of non-punctured blocks is 25−12=13, and non-punctured blocks are first selected in the following order.

I(11)→I(7)→I(19)→I(21)→I(0)→I(14)→I(1)→I(23)→I(16)→I(3)→I(12)→I(22)→I(10)

I(9)→I(26)→I(3)→I(15)→I(30)→I(13)→I(6)→I(19)→I(34)→I(16)→I(1)→I(23)→I(4)→I(17)→I(22)→I(24)→I(7)→I(11)→I(31)→I(10)→I(8)→I(2)→I(35)→I(28)→I(20)→I(18)→I(25)→I(33)→I(0)

If more additional parity bits are required, bits are selected in the following order.

X(5)→X(6)→X(7)→X(8)→X(9)→X(19)→X(0)→X(1)→I(11)→I(7)→X(2)→X(3)→I(19)→I(21)→I(0)→I(14)→I(1)→I(23)→I(16)→I(3)→I(12)→I(22)→I(10)→I(24)→I(2)→I(17)→I(5)→I(20)→I(15)→I(8)→I(13)→I(9)→I(18)→I(4)→I(6)

I(21)→I(12)→I(5)→I(32)→I(29)→I(14)→I(27)→X(4→X(5→X(6)→I(9)→X(8)→I(26)→I(3)→I(15)→I(30)→I(13)→I(6)→I(19)→X(4)→I(34)→I(16)→I(1)→I(23)→I(4)→I(17)→I(22)→I(24)→I(7)→X(5) I(11)→I(31)→I(10)→I(8)→X(6)→I(2)→I(35)→I(28)→I(20)→I(18)→I(25)→I(33)→I(0)→I(21)→I(12)→I(5)→I(32)→I(29)→I(14)→I(27)

Thereafter, if even more additional parity bits are required, bits are repeatedly transmitted starting with codeword bits.

As is apparent from the foregoing description, the order of selecting additional parity bits having an optimal performance may be difference according to the length of input information bits. However, if bits are selected as will be described below, optimal performance and optimal system efficiency may be achieved.

More specifically, because Method 1 does not transmit parity bits on the same frames as those of information bits, additional parity bits may be selected in the following order.

1) Non-punctured parity bits are selected in a normal order or a reverse order of the puncturing pattern.

2) If more additional parity bits are required, punctured parity bits are selected in the normal order or the reverse order of the puncturing pattern.

3) If more additional parity bits are still required, bits are selected starting with information bits with a degree of 3.

4) If even more additional parity bits are still required, parity bits are selected in the normal order or the reverse order of the puncturing pattern.

5) If more additional parity bits are required, information bits with a degree of 12 are selected.

6) If more additional parity bits are required, the procedure above is repeated from step 1).

In accordance with another embodiment of the present invention, additional parity bits may be selected in the following order.

1) Non-punctured parity bits are selected in a normal order or a reverse order of the puncturing pattern.

2) If more additional parity bits are required, punctured parity bits are selected in the normal order or the reverse order of the puncturing pattern.

3) If more additional parity bits are still required, bits are selected starting with information bits with a degree of 3.

4) If even more additional parity bits are still required, information bits with a degree of 12 are selected.

5) If more additional parity bits are required, parity bits are selected in the normal order or the reverse order of the puncturing pattern.

6) If more additional parity bits are required, the procedure above is repeated from step 1).

In accordance with another embodiment of the present invention, additional parity bits may be selected in the following order.

1) Non-punctured parity bits are selected in a normal order or a reverse order of the puncturing pattern.

2) If more additional parity bits are required, punctured parity bits are selected in the normal order or the reverse order of the puncturing pattern.

3) If more additional parity bits are still required, parity bits are selected in the normal order or the reverse order of the puncturing pattern.

4) If even more additional parity bits are still required, bits are selected starting with information bits with a degree of 12.

5) If more additional parity bits are required, information bits with a degree of 2 are selected.

6) If more additional parity bits are required, the procedure above is repeated from step 1).

Because Method 2, as described above, transmits parity bits on the same frames as those of information bits, non-punctured parity bits are transmitted on the same frames as those of information bits.

Therefore, in accordance with an embodiment of the present invention, additional parity bits are selected in the following order.

1) If additional parity bits are required, punctured parity bits are selected in a normal order or a reverse order of the puncturing pattern.

2) If more additional parity bits are required, bits are selected starting with information bits with a degree of 3.

3) If more additional parity bits are still required, parity bits are selected in the normal order or the reverse order of the puncturing pattern.

4) If even more additional parity bits are still required, information bits with a degree of 12 are selected.

5) If more additional parity bits are required, non-punctured parity bits are selected in the normal order or the reverse order of the puncturing pattern.

6) If more additional parity bits are required, the above is repeated from 1).

In accordance with another embodiment of the present invention, additional parity bits may be selected in the following order.

1) If additional parity bits are required, punctured parity bits are selected in a normal order or a reverse order of the puncturing pattern.

2) If more additional parity bits are required, bits are selected starting with information bits with a degree of 3.

3) If more additional parity bits are still required, information bits with a degree of 12 are selected.

4) If even more additional parity bits are still required, punctured parity bits and non-punctured parity bits are selected in the normal order or the reverse order of the puncturing pattern.

5) If more additional parity bits are required, the procedure above is repeated from step 1).

In accordance with another embodiment of the present invention, additional parity bits may be selected in the following order.

1) If additional parity bits are required, punctured parity bits are selected in a normal order or a reverse order of the puncturing pattern.

2) If more additional parity bits are required, parity bits are selected in the normal order or the reverse order of the puncturing pattern.

3) If more additional parity bits are still required, bits are selected starting with information bits with a degree of 3.

4) If even more additional parity bits are still required, information bits with a degree of 12 are selected.

5) If more additional parity bits are required, the procedure above is repeated from step 1).

While methods above have been described based on a code with a code rate of 1/2, among LDPC codes used in DVB-S2, DVB-T2, DVB-C2, and DVB-NGH systems, the same methods may be applied to other code rates.

FIG. 9 illustrates a frame structure of a DVB-T2/NGH system according to an embodiment of the present invention.

Referring to FIG. 9, the signaling information word used in the DVB-T2/NGH system includes a configurable information part and a dynamic information part. The configure information part includes information that remains unchanged for several frames, whereas the dynamic information part includes information that changes for each frame. It is important to receive the configure information part and the dynamic information part without error, because they include information about data of the current frame. For example, when a Cyclic Redundancy Check (CRC) error occurs, data information of the pertinent frame may not be received.

In the configure information part, because the same information is received over several frames, if the received information is stored, errors may be corrected by obtaining diversity gain using the stored information. However, because the dynamic information part, is not repeatedly transmitted, sufficient diversity gain may not be obtained and significant deterioration of error correction capability may occur.

Therefore, as illustrated in FIG. 9, additional parity bits are transmitted on a plurality of frames by applying Method 1, as described above, to the dynamic information part. That is, additional parity bits are created after encoding the dynamic information part by a specific method, and the additional parity bits are divided into a plurality of groups G(0), G(1), . . . , G(s−1) whose numbers of elements are Naddparity0, Naddparity1, . . . , Naddparitys-1, and transmitted on s frames. While s=3 in FIG. 9, it is obvious that s can be determined at random. Bits in each group are transmitted on the same frame. Rules 3 and 4 may be applied to the method of dividing parity bits into a plurality of groups. While G(0), G(1), . . . , G(s−1) are sequentially mapped to frames in FIG. 9, the method of mapping groups to frames is subject to change.

An occurrence of an error in the signaling information may be detected through a CRC check. If an error is detected through the CRC check, G(0), G(1), . . . , G(s−1) are received and dynamic information undergoes additional decoding. After the decoding operation is performed, a CRC check on the signaling may be performed once again to determine whether or nor there is an error.

If an error occurs in additional parity bits in the signaling information parts, the CRC check error may continuously occur, even though dynamic information is recovered through the additional decoding. To resolve these problems, an additional CRC may be used in dynamic information.

FIG. 10 illustrates a frame structure in which an additional CRC is used for dynamic information. Specifically, FIG. 10 illustrates a frame structure of a DVB-T2/NGH system according to another embodiment of the present invention.

If dynamic information is transmitted on a (k+3)-th frame, a CRC for the dynamic information may be transmitted on one of the frames over which additional parity bits are transmitted. As illustrated in FIG. 10, the CRC is transmitted on a (k+2)-th frame. When the dynamic information is encoded in the above method, a CRC may be included or not included in the information word.

In the DVB-T2/NGH system, signaling information, including configurable information, dynamic information, an extension part, a CRC, and padding bits, is encoded as an information word.

In accordance with an embodiment of the present invention, when information is transmitted as illustrated in FIGS. 9 and 10, a transmitter performs additional encoding on the dynamic information, and a receiver performs an additional decoding process on the dynamic information, when a CRC error for the signaling information occurs. In addition, if puncturing and shortening patterns for encoding of dynamic information are different from puncturing and shortening patterns for signaling, an additional module may be required for encoding and decoding of the dynamic information.

Using the frame structures as illustrated in FIGS. 9 and 10, encoding and decoding is performed twice for the signaling information. That is, signaling is divided into two different types of information: one is configure (conf) information that does not vary every frame, and another is dynamic (dyn) information that varies every frame. These two types of information are input as one information word and encoded. Of them, only the dyn information is separately encoded, and its parity bits are transmitted in previous frames. Therefore, primarily, conf and dyn are input as an information word and encoded, and secondarily, dyn is input and encoded. However, by using Method 2, encoding may be performed only once, and because additional puncturing and shortening patterns are not required, the additional module may be minimized in the encoding and decoding process.

FIG. 11 illustrates a frame structure of a DVB-T2/NGH system according to another embodiment of the present invention. Specifically, FIG. 11 illustrates Method 2, as described above, applied to a DVB-T2/NGH system.

The configurable information and dynamic information are received and LDPC-encoded. Generally, because signaling is variable, it undergoes shortening and puncturing to be adaptively encoded according to the variable length.

In the NGH system, because configurable information and dynamic information are encoded independently, L1 signaling in FIG. 11 refers to all kinds of L1 signaling information, instead of being limited to the configurable and dynamic information.

Non-punctured parity bits are transmitted on a (k+3)-th frame, which is the same frame as that of the signaling bits of FIG. 11. Groups G(0), G(1), and G(2) of additional parity bits, which are calculated by Rule 5 and whose numbers of elements are Naddparity0, Naddparity1, and Naddparity2, are transmitted on a (k+2)-th frame, a (k+1)-th frame, and a k-th frame, respectively.

While the number of frames on which additional parity bits are transmitted is assumed to be 3 in FIG. 11, as mentioned above, other numbers of frames may be used. Also, positions of the groups G(0), G(1), and G(2) of additional parity bits are changeable. That is, the additional parity bits may be transmitted on P1/P2 symbols, or an auxiliary stream. Also, the additional parity bits may be transmitted using the general data stream.

While the additional parity bits are transmitted on a (k+2)-th frame, a (k+1)-th frame, and a k-th frame, i.e., subsequent frames, in the descriptions above, alternatively, the additional parity bits may be transmitted on s previous frames.

FIGS. 22A and 22B are diagrams illustrating various frame structures according to different embodiments of the present invention. Specifically, FIGS. 22A and 22B illustrate frames structures in which additional parity bits are transmitted on s previous frames.

FIG. 22A illustrates additional parity bits being transmitted on frames preceding concatenated frames. For example, in the DVB-NGH system, NGH frames are transmitted using Future Extension Frames (FEF) in DVB-T2. Accordingly, the various embodiments of the present invention are not limited to the transmission of additional parity bits on s concatenated frames, and may be applied to the transmission on s frames preceding the frames carrying information bits.

FIG. 22B illustrates that additional parity bits may be transmitted in other RF bands. That is, in accordance with an embodiment of the present invention, the additional parity bits are not limited to the frames transmitted in the same RF channel.

Signaling used in a DVB-T2 system is classified into two types: L1 pre-signaling and L1 post-signaling including a configurable part, a dynamic part, and an extension part. While Method 2 has been described based on L1 post-signaling of T2 type signaling in FIG. 2, it may be applied to L1 pre-signaling of another type, e.g., DVB-NGH.

As in Method 2, after signaling information is encoded, non-punctured parity bits are transmitted on the same frames as those of information bits, and additional parity bits including information bits and parity bits are transmitted on previous frames. For the additional parity bits, punctured parity bits are first selected, and these bits are selected in a normal order or a reverse order of the puncturing pattern.

(Nldpc−Kldpc) parity bits can be divided into Qldpc groups, and a j-th parity group Pj can be expressed as shown in Equation (9).
Pj={pk|k mod Qldpc=j,0≦k<Nldpc−Kldpc} for 0≦j<Qldpc  (9)

Using Equation (10) below, Qldpc can be calculated based on M, Nldpc and Kldpc as illustrated in FIG. 3.
Qldpc=(Nldpc−Kldpc)/M  (10)

In Equation (10), parity bits are divided into Qldpc groups, and each group includes M bits.

For a given number Npunc of punctured bits, punctured parity bits may be calculated as described below in Steps 1-3.

Step 1: The number Npuncgroup of groups whose all parity bits are punctured can be calculated using Equation (11) below, wherein an operator └a┘ indicates a maximum integer not exceeding a. For example, └1.1┘=1, and └4.5┘=4.

N punc_group = N punc M for 0 N punc < N ldpc - K ldpc ( 11 )

Step 2: For Npuncgroup parity bit groups

P π p ( 0 ) , P π p ( 1 ) , , P π p ( N punc_group - 1 ) ,
all parity bits in the groups are punctured. πp(j), which represents an index of a parity group, also indicates a puncturing order, e.g., as defined in Table 1. For example, in BPSK modulation, since πp(0) is 6, parity bits in a parity bit group Pπp(0)=P6 are first punctured.

Step 3: For a group

P π p ( N punc_group ) , ( N punc - M × N punc_group ) ,
bits are punctured starting with first parity bits in the group. Non-punctured parity bits are transmitted on the same frames as those of the information bits.

A group G(0) of first additional parity bits is calculated as described below. For convenience of description, the description assumes that the method is performed starting with Step 4) below, after already performing Steps 1 to 3, described above.

Step 4: The number of parity bit groups whose all elements are selected to select additional parity bits, is calculated using Equation (12).

N add_parity 0 _group = N add_parity 0 M ( 12 )

In Equation (12), Naddparity0 indicates the number of first additional parity bits.

Step 5: For

N add_parity 0 _group
parity bit groups

P π p ( 0 ) , P π p ( 1 ) , , P π p ( N add_parity 0 _group - 1 ) ,
all parity bits in the groups are included in a group G(0) of first additional parity bits, and are transmitted on frames preceding the frame over which the information bits are transmitted. The preceding frames may be applied even in other RF channels as described above in connection with FIG. 22.

Step 6: For a group

P π p ( N add_parity 0 _group ) , ( N add_parity 0 - M × N add_parity 0 _group )
parity bits are included in a group G(0) of first additional parity bits, starting with first parity bits in the group.

There are several possible methods for determining order of bits in a group G(0) of first additional parity bits. For example, as illustrated in FIGS. 12A and 12C, bits are arranged in an order of a group Pπp(a)(0≦a<Qldpc) of parity bits in units of a group of Pπp(a) of parity bits. Also, as illustrated in FIG. 12B, parity bits selected for G(0) may be arranged in an order of indexes of parity bits on a bit-by-bit basis.

Step 7: In a group

P π p ( N add_parity 0 _group ) ,
the number of parity bits not included in the group G(0) of first additional parity bits may be calculated using Equation (13). Definitions of x and y are illustrated in FIGS. 12A to 12C.

y = min ( M - ( N add_parity 0 - M × N add_parity 0 _group ) , N add_parity 1 ) ( 13 )

Therefore, a group G(1) of second additional parity bits can be created starting with an

( N add_parity 0 - M × N add_parity 0 _group )
-th bit in a group

P π p ( N add_parity 0 _group ) .
The term “a-th bit” refers to a bit located in an a-th position when the first bit in a group

P π p ( N add_parity 0 _group )
is defined as a 0-th bit. In addition, min(a,b) represents a function of selecting one of a and b, which is the minimum value. For example, min(a,b)=a for a≦b, and min(a,b)=b for a>b.

Step 8: For Naddparity1>y, the number of parity bit groups whose all elements are selected to select second additional parity bits, is calculated using Equation (14) below.

N add_parity 1 _group = N add_parity 1 - y M ( 14 )

Step 9: All parity bits in the groups

P π p ( N add_parity 0 _group + 1 ) , P π p ( N add_parity 0 _group + 2 ) , , P π p ( N add_parity 0 _group + N add_parity 1 _group )
are included in a group of second additional parity bits.

Step 10: In a group

P π p ( N add_parity 0 _group + N add_parity 1 _group + 1 ) , ( N add_parity 1 - y - M × N add_parity 1 _group )
parity bits are created as second additional parity bits.

Step 11: In a group

P π p ( N add_parity 0 _group + N add_parity 0 _group + 1 ) ,
the number y of parity bits not included in the group G(1) of second additional parity bits can be calculated using Equation (15).

x = N add_parity 1 - y - M × N add_parity 1 _group y = min ( M - x , N add_parity 2 ) ( 15 )

Therefore, y bits may be included in a group G(2) of third additional parity bits, starting with an x bit in the group

P π p ( N add_parity 0 _group + N add_parity 0 _group + 1 ) .

Step 12: For Naddparity2>y, the number of parity bit groups whose elements are all selected to select third additional parity bits, is calculated using Equation (16).

N add_parity 2 _group = N add_parity 2 - y M ( 16 )

Step 13: All parity bits in groups

P π p ( N add_parity 0 _group + N add_parity 1 _group + 2 ) , P π p ( N add_parity 0 _group + N add_parity 1 _group + 3 ) , , P π p ( N add_parity 0 _group + N add_parity 1 _group + N add_parity 2 _group + 2 )
are included in a group of third additional parity bits.

Step 14: In a group

P π p ( N add_parity 0 _group + N add_parity 1 _group + N add_parity 2 _group + 3 ) , ( N add_parity 2 - y - M × N add_parity 2 _group )
parity bits are created as third additional parity bits.

The method of determining an order of bits in a group G(1) of second additional parity bits is equal to the method of determining order of bits in a group G(0) of first additional parity bits.

A method of selecting additional parity bits in a reverse order of a puncturing pattern will be described below with reference to FIGS. 13A to 13C.

A method of calculating parity bits transmitted on the same frames as the information bits corresponds to Steps 1 to 3, as described above.

A group G(0) of first additional parity bits is calculated in the following method.

Step 4: The number y of bits selected for a group G(0) in a group

P π p ( N punc_group )
can be calculated using Equation (17).
y=min(Npunc−M×Npuncgroup,Naddparity0)  (17)

Step 5: y bits are selected as first additional parity bits, starting with a first bit in the group

P π p ( N punc_group ) .

If (Nldpc−M×Npuncgroup) bits are punctured starting with the last parity bit in the group

P π p ( N punc_group )
and non-punctured bits are transmitted on the same frames as the information bits in Step 3, y bits are selected as first additional parity bits, starting with the last parity bit in a group

P π p ( N punc_group )
in Step 5.

If Naddparity0 is greater than y, the following Steps 6-8 are performed.

Step 6: The number of parity bit groups whose all parity bits are selected for transmission, is calculated using Equation (18).

N add_parity 0 _group = N add_parity 0 - y M ( 18 )

Step 7: All parity bits in the

N add_parity 0 _group
parity bit groups

P π p ( N punc_group ) , P π p ( N punc_group - 1 ) , , P π p ( N punc_group - N add_parity 0 _group + 1 )
are selected for the group G(0) of first additional parity bits, and are transmitted on frames preceding the frames where the information bits are transmitted.

Step 8:

( N add_parity 0 - M × N add_parity 0 _group - y )
parity bits are selected for the group G(0) of first additional parity bits, starting with first parity bits in a group

P π p ( N punc_group - N add_parity 0 _group ) .

There are several possible methods for determining an order of bits in a group G(0) of first additional parity bits. For example, as illustrated in FIGS. 13A and 13C, bits are arranged in reverse order of a group Pπp(a)(0≦a<Qldpc) of parity bits in units of the parity bit group Pπp(a). Also, as illustrated in FIG. 13B, parity bits selected as additional parity bits may be arranged in an order of indexes of parity bits on a bit-by-bit basis.

A group G(1) of second additional parity bits is created by Steps 9-12.

Step 9: The number y of bits selected for a group G(1) in a group

P π p ( N punc_group - N add_parity 0 _group )
is calculated using Equation (19).

x = N add_parity 0 - M × N add_parity 0 _group - y y = min ( M - x , N add_parity 1 ) ( 19 )

Step 10: y bits are selected starting with a first bit in a group

P π p ( N punc_group - N add_parity 0 _group ) .

If Naddparity1 is greater than y, the following process is performed.

Step 11: The number of parity bit groups whose all bits are transmitted, is calculated using Equation (20).

N add_parity 1 - group = N add - parity 1 - y M ( 20 )

Step 12: All parity bits in the

N add_parity 1 _group
parity bit groups

P π p ( N punc_group - N add_parity 0 _group - 1 ) , P π p ( N punc_group - N add_parity 0 _group - 2 ) , , P π p ( N punc_group - N add_parity 0 _group - N add_parity 1 _group )
are included in a group G(1) of second additional parity bits, and are transmitted on frames preceding the frames in which the information bits are transmitted.

Step 13:

( N add_parity 1 - M × N add_parity 1 _group - y )
parity bits are included in a group G(1) of second additional parity bits, starting with first parity bits in a group

P π p ( N punc_group - N add_parity 0 _group - N add_parity 1 _group - 1 ) .

The method of determining order of bits in a group G(1) of second additional parity bits is equal to the method of determining order of bits in a group G(0) of first additional parity bits.

A method of more efficiently calculating additional parity bits by interleaving parity bits will be described below with reference to FIGS. 14A to 14D.

Parity bits p={p1, p1, . . . , pNparity} obtained by LDPC encoding are interleaved in accordance with Equation (21).
dM×t+s=PQldpc×s+t where M×Qldpc=Nparity,0≦s<M,0≦t<QldpcDj={dk|j×M≦k<(j+1)×M} for 0≦j<Qldpc  (21)

The parity bit group is group-interleaved based on the πp(j), and can be presented as shown in Equation (22).

If interleaved by Equation (21), an LDPC codeword constructed as illustrated in FIG. 14A is arranged in units of a plurality of parity bit groups Pa(0≦a<Qldpc), as illustrated in FIG. 14B.
Zi=Dπp(Qldpc-1-i)  (22)

The group interleaving, or group-by-group interleaving, means that bits in a group are equally interleaved, and bits in a group Zi are equal to bits of Dπp(Qldpc-1-i). The πp(j), a value representing puncturing order, means the puncturing pattern for 0≦j<Qldpc, which has been described in Table 1.

If interleaved by Equation (22), an LDPC codeword as illustrated in FIG. 14B is arranged such that a plurality of groups of parity bits are arranged in a reverse order of a puncturing pattern as in illustrated in FIG. 14C.

A method of calculating parity bits transmitted on the same frames as the information bits, is described below.

Step 1: The number Ntxgroup of parity bit groups in which all parity bits are transmitted, can be calculated based on the number of punctured parity bits in accordance with Equation (23).

N tx_group = N parity - N punc M for 0 N tx < N ldpc - K ldpc ( 23 )

Step 2: All parity bits in the Ntxgroup parity bit groups

Z 0 , Z 1 , , Z N tx_group - 1
are transmitted.

Step 3: (Ntx−M×Ntxgroup) bits are transmitted on the same frames as those of information bits, starting with first parity bits in a group

Z N punc_group .

First additional parity bits are calculated using Steps 4-8.

Step 4: The number y of bits selected for a group G(0) in a group

Z N punc_group
can be calculated in accordance with Equation (24).
y=min((Ntx−M×Ntxgroup),Naddparity0)  (24)

Step 5: y bits are selected as first additional parity bits, starting with a first bit in a group

Z N punc_group .

If Naddparity0 is greater than y, Steps 6 and 7 are performed.

Step 6: The number of groups in which all bits are transmitted, is calculated using Equation (25).

N add_parity 0 _group = N add_parity 0 - y M ( 25 )

Step 7: All parity bits in the

N add_parity 0 _group
group parity bit groups

Z N punc_group + 1 , , Z N punc_group + N add_parity 0 _group
are included in a group G(0) of first additional parity bits and are transmitted on frames preceding the frames where the information bits are transmitted.

Step 8:

( N add_parity 0 - M × N add_parity 0 _group - y )
parity bits are included in a group G(0) of first additional parity bits, starting with first parity bits in a group

Z N punc_group + N add_parity 0 _group + 1.

The group of additional parity bits is constructed as illustrated in FIG. 14D.

A group G(1) of second additional parity bits is created using steps 9-13.

Step 9: The number y of bits selected for a group G(1) in a group

Z N punc_group + N add_parity 0 _group + 1
can be calculated using Equation (26).

x = N add_parity 0 - M × N add_parity 0 _group - y y = min ( M - x , N add_parity 1 ) ( 26 )

Step 10: y bits are selected starting with a first bit in a group

Z N punc_group + N add_parity 0 _group + 1.

If Naddparity1 is greater than y, Steps 11 to 13 are performed.

Step 11: The number of groups in which all bits are transmitted, is calculated using Equation (27).

N add_parity 1 _group = N add_parity 1 - y M ( 27 )

Step 12: All parity bits in the

N add_parity 1 _group
parity bit groups

Z N punc_group + N add_parity 0 _group + 2 , Z N punc_group + N add_parity 0 _group + 3 , , Z N punc_group + N add_parity 0 _group + 1 + N add_parity 1 _group
are included in a group G(1) of second additional parity bits, and are transmitted on frames preceding the frames in which the information bits are transmitted.

Step 13:

( N add_parity 1 - M × N add_parity 1 _group - y )
parity bits are included in a group G(1) of second additional parity bits, starting with first parity bits in a group

Z N punc_group + N add_parity 0 _group + N add_parity 1 _group + 2.

Group interleaving of Equation (22) can be expressed as shown in Equation (28).
zl×m+s=dπp(l)×M+s,0≦l<Qldpc,0≦s<M  (28)

In this case, parity bits may be represented as z=z0, z1, z2, . . . , zNparity.

Therefore, parity bits, which are selected even when additional parity bits are not used, may be selected based on the value Ntx calculated in Equation (23), representing the number of parity bits transmitted on the same frames as those of the information bits, and on the additional parity bits

N add_parity 0 , and N add_parity 1 .

Equation (29) represents a group {circumflex over (P)} of parity bits transmitted on the same frames as the information word, a group G(0) of first additional parity bits, and a group G(1) of second additional parity bits.

P ^ = { z 0 , z 1 , , z N tx - 1 } G ( 0 ) = { z N tx , z N tx + 1 , z N tx + 2 , , z N tx + N add_parity 0 - 1 } G ( 1 ) = { z N tx + N add_parity 0 , z N tx + N add_parity 0 + 1 , z N tx + N add_parity 0 + 2 , , z N tx + N add_parity 0 + N add_parity 1 - 1 } ( 29 )

If the total number Naddparity0+ . . . +Naddparitys-1 of additional parity bits is greater than Npunc, Npunc additional parity bits are selected in accordance with Embodiments 7 and 8. More additional parity bits, which are required exceeding Npunc, may be selected from the codeword, and the simplest way is to sequentially select the information word, parity bits transmitted in the same frames as those of the information word, and the selected additional parity bits, on a repeated basis, which is illustrated in FIG. 23 in brief.

A method of selecting additional parity bits in reverse order of a puncturing pattern is described below, wherein the total number Naddparity0+ . . . +Naddparitys-1 of additional parity bits is greater than Npunc.

This method of calculating parity bits transmitted on the same frames as the information bits corresponds to Steps 1 to 3, as described above.

A group G(0) of first additional parity bits is calculated in Step 4.

Step 4: For Naddparity0>Npunc, Npunc bits are selected for a group G(0), and Naddparity0−Npunc bits are selected from codeword bits, for the group G(0). A simple method is to sequentially select the codeword bits and additional parity bits on a repeated basis, as illustrated in FIG. 23.

For Naddparity0<Npunc, Steps 4 to 8 of Embodiment 8 are performed in the same way.

A group G(1) of second additional parity bits is created in the following method.

Step 9: For Naddparity0>Npunc in Step 4, G(1) is selected from the codeword bits. The simplest way is to sequentially select the previously transmitted bits.

For Naddparity0<Npunc and Naddparity0+Naddparity1>Npunc, G(1) is selected from the codeword bits. A simple method is to sequentially select the information bits, parity bits, and additional parity bits on a repeated basis, as illustrated in FIG. 23.

For Naddparity0+Naddparity1<Npunc, Steps 9 to 13 of Embodiment 8 are performed in the same way.

FIG. 15 is a block diagram illustrating a transmission and reception apparatus according to an embodiment of the present invention.

Referring to FIG. 15, a transmitter 1500 includes an encoder 1502, a modulator 1504, and a framer 1506. A message u is encoded by the encoder 1502, modulated by the modulator 1504, and framed by the framer 1506 before being transmitted over a channel 1508. The transmitted signal is received at a receiver 1510 including a de-framer 1516, a demodulator 1514, and a decoder 1512. The received signal r is de-framed by a de-framer 1516 and a signal y is input to the demodulator 1514. The decoder 1512 calculates an estimate of a message from a signal z demodulated by the demodulator 1514.

The encoder 1502 generates parity bits by performing puncturing and shortening in a predetermined manner according to the size of the message.

FIG. 16 is a block diagram illustrating a transmission apparatus using a shortened LDPC code according to an embodiment of the present invention.

Referring to FIG. 16, the transmission apparatus includes an encoder 1602, a controller 1604, a puncturer 1606, an additional parity bit group generator 1608, and a framer 1610. Optionally, the transmission apparatus may include a shortening applying unit 1600.

The controller 1604 determines the number of bits that the shortening applying unit 1600 will shorten according to the length of an information word. The shortening applying unit 1600 inserts a bit having a value of 0 in a position corresponding to a shortened bit, or removes a column corresponding to a shortened bit from a parity check matrix of a given LDPC code. A method for determining the shortening pattern includes using a shortening pattern stored in a memory, generating a shortening pattern using a sequence generator (not shown), or obtaining a shortening pattern by using a density evolution analysis algorithm for a parity check matrix and a given information word length.

The LDPC encoder 1602 performs encoding based on an LDPC code shortened by the controller 1604 and the shortening applying unit 1600. In addition, puncturing is required, puncturing is applied to a generated LDPC codeword by the puncturer 1606. The number of and positions of bits the puncturer 1606 should puncture are determined by the controller 1604 according to a puncturing pattern. That is, knowing a puncturing pattern or puncturing order, the controller 1604 selects the bits to be punctured according to the puncturing order. The puncturing pattern may be stored in a memory, or may be generated using a sequence generator (not shown).

The additional parity bit group generator 1608 receives output data of the controller 1604 and the encoder 1602, and data from the puncturer 1606, and based thereon, generates additional parity bit groups in accordance with the above-described rules.

The framer 1610 generates frames corresponding to Methods 1 and 2, as described above.

FIG. 17 is a block diagram illustrating a reception apparatus using an LDPC code to which additional parity bit groups are applied, according to an embodiment of the present invention. Specifically, the example of the reception apparatus illustrated in FIG. 17 receives a signal transmitted from a communication system using the additional parity bit groups, and restores user-desired data from the received signal upon acquiring information about additional parity bits constituting the additional parity bit groups, from the received signal.

Referring to FIG. 17, the reception apparatus includes a controller 1700, a shortening/puncturing processor 1702, a demodulator 1704, an additional parity bit group processor 1706, and a decoder 1708. The demodulator 1704 receives and demodulates an LDPC code, reconstructs a frame by the controller 1700, and estimates an input value to the LDPC encoder in FIG. 16 based on the received signal. The demodulator 1704 delivers the demodulated signal to the shortening/puncturing processor 1702, the decoder 1708, and the additional parity bit group processor 1706.

The shortening/puncturing processor 1702, under control of the controller 1700, determines information about the shortened/punctured bits of an LDPC code based on the signal demodulated by the demodulator 1704, and delivers position information of the shortened/punctured bits to the decoder 1708.

The decoder 1708 restores user-desired data from the received signal using an output value of the demodulator 1704, and length information of the shortened/punctured code and position information of the shortened/punctured bits, received from the shortening/puncturing processor 1702. The decoder 1708 performs decoding by receiving position information of additional parity bits and a demodulation value from the additional parity bit group processor 1706.

The additional parity bit group processor 1706, under control of the controller 1700, processes position information of additional parity bits and demodulated data, and delivers the processed data to the decoder 1708. Processing demodulated data may vary in meaning. For example, values demodulated when the same bits are received several times, may be added.

FIG. 18 is a block diagram illustrating a transmission apparatus using a shortened LDPC code according to an embodiment of the present invention.

Referring to FIG. 18, the transmission apparatus includes an encoder 1802, a controller 1804, a puncturer 1806, an additional parity bit group generator 1808, a framer 1810, and a parity interleaver 1812. Optionally, the transmission apparatus may include a shortening applying unit 1800.

The controller 1804 determines the number of bits that the shortening applying unit 1800 will shorten, according to the length of an information word. The shortening applying unit 1800 inserts a bit having a value of 0 in a position corresponding to a shortened bit, or removes a column corresponding to a shortened bit from a parity check matrix of a given LDPC code. A method for determining the shortening pattern includes using a shortening pattern stored in a memory, generating a shortening pattern using a sequence generator (not shown), or obtaining a shortening pattern by using a density evolution analysis algorithm for a parity check matrix and a given information word length.

The encoder 1802 performs encoding based on an LDPC code shortened by the controller 1804 and the shortening applying unit 1800. Output values of the encoder 1802 are parity-interleaved by the parity interleaver 1812 on a group basis or on a bit basis, as described above in Embodiment 9.

As described above, the parity interleaver 1812 performs interleaving according to a puncturing pattern under control of the controller 1808. In addition, if puncturing is required, puncturing is applied to a generated LDPC codeword by the puncturer 1806. The number of and positions of bits the puncturer 1806 should puncture are determined by the controller 1804 according to a puncturing pattern. That is, knowing the puncturing pattern (or a puncturing order), the controller 1804 selects the bits punctured according to the puncturing pattern. The puncturing pattern may be stored in a memory, or may be generated using a sequence generator (not shown).

The additional parity bit group generator 1808 receives output data of the controller 1804 and the encoder 1802, and data from the puncturer 1806, and based thereon, generates additional parity bit groups in accordance with the above-described rules.

The framer 1810 generates frames corresponding to Methods 1 and 2, as described above.

FIG. 19 is a block diagram illustrating a reception apparatus using an LDPC code to which additional parity bit groups are applied, according to an embodiment of the present invention. Specifically, the example of the reception apparatus illustrated in FIG. 19 receives a signal transmitted from a communication system using the additional parity bit groups, and restores user-desired data from the received signal upon acquiring information about additional parity bits constituting the additional parity bit groups, from the received signal.

Referring to FIG. 19, the reception apparatus includes a controller 1900, a shortening/puncturing processor 1902, a demodulator 1904, an additional parity bit group processor 1906, a decoder 1908, and a parity deinterleaver 1910. The demodulator 1904 receives and demodulates an LDPC code, and delivers the demodulated signal to the shortening/puncturing processor 1902, the decoder 1908, and the additional parity bit group processor 1906.

The shortening/puncturing processor 1902, under control of the controller 1900, acquires information about shortened/punctured bits of an LDPC code from the signal demodulated by the demodulator 1904, and delivers the position information of the shortened/punctured bits to the decoder 1908.

The parity deinterleaver 1910, which corresponds to the parity interleaver 1812 illustrated in FIG. 18, reconstructs parity bits using an output value of the demodulator 1904, and length information of the shortened/punctured code and position information of the shortened/punctured bits, received from the shortening/puncturing processor 1902, and performs parity deinterleaving thereon.

The decoder 1908 restores user-desired data from the received signal using an output value of the parity deinterleaver 1910, and length information of a shortened/punctured code and position information of the shortened/punctured bits, received from the shortening/puncturing processor 1902. The decoder 1908 receives position information of additional parity bits and a demodulation value from the additional parity bit group processor 1906, and performs decoding thereon.

The additional parity bit group processor 1906, under control of the controller 1900, processes position information of the additional parity bits and the demodulated data, and delivers the processed data to the decoder 1908. Processing demodulated data may vary in meaning. For example, values demodulated when the same bits are received several times, may be added.

FIG. 20 is a flowchart illustrating a transmission method according to an embodiment of the present invention.

Referring to FIG. 20, in step 2000, the controller 1604 (or 1804) determines the number of bits for puncturing and shortening, the number of frames for carrying parity bits, and the number of bits and groups transmitted on each frame, in accordance with the above-described methods and rules.

In step 2002, the shortening applying unit 1600 (or 1800) performs shortening as needed. In step 2004, the encoder 1602 (or 1802) performs LDPC encoding using the determined parameters. In step 2006, the puncturer 1606 (or 1806) shortens/punctures the encoded bits. In step 2008, the additional parity bit group generator 1608 (or 1808) generates a plurality of additional parity bit groups using the codeword bits and parity bits in accordance with Rules 3 to 5. Step 2008 may also include a parity interleaving process. In step 2010, the framer 1610 (or 1810) transmits the codeword and the additional parity bit groups on a plurality of frames in accordance with the various methods according to the above-described embodiments of the present invention.

FIG. 21 is a flowchart illustrating a reception operation of a reception apparatus according to an embodiment of the present invention.

Referring to FIG. 21, in step 2100, the reception apparatus receives a code. In step 2102, the demodulator 1704 (or 1904) demodulates the received signal. Thereafter, in step 2104, the shortening/puncturing processor 1702 (or 1902) performs shortening/puncturing on the demodulated signal.

If there are no shortened/punctured bits, the decoder 1708 (or 1908) performs decoding in step 2108, skipping step 2106. However, if there are shortened/punctured bits, the shortening/puncturing processor 1702 (or 1902) delivers position information of shortened/punctured bits to the decoder 1708 (or 1908) and the additional parity bit group processor 1706 (or 1906) delivers position information of the additional parity bits to the decoder 1708 (or 1908), in step 2106.

In step 2108, considering that a probability that values of the shortened bits will be 0 is 1, based on the position information of the shortened/punctured bits, the decoder 1708 (or 1908) performs LDPC decoding, after determining that the punctured bits are erased bits.

As is apparent from the foregoing description, according to the above-described embodiments of the present invention, additional diversity gain may be obtained by transmitting parity bits over a plurality of frames.

In addition, by transmitting additional parity bits on a plurality of frames, the various embodiments of the present invention minimize for the use of an additional module in an encoding/decoding process, while increasing diversity gain.

While the present invention has been shown and described with reference to certain embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the appended claims and their equivalents.

Myung, Se-ho, Jeong, Hong-sil, Yun, Sung-Ryul, Kim, Jae-Yoel, Yang, Hyun-Koo, Lee, Hak-Ju, Jeong, Jin-Hee

Patent Priority Assignee Title
Patent Priority Assignee Title
5546409, Jul 18 1991 Canon Kabushiki Kaisha Error correction encoding and decoding system
7114121, Jan 30 2002 INVT SPE LLC Rate matching device and rate matching method
7979776, Feb 08 2006 Samsung Electronics Co., Ltd. Error correction block, method and apparatus for generating error correction block, and error correction method
8527834, Jun 26 2006 Alaxala Networks Corporation Information processing device and information processing method
8707128, Jan 06 2011 Samsung Electronics Co., Ltd Method and apparatus for channel encoding and decoding in a broadcasting/communication system using low density parity-check codes
20030005387,
20050193308,
20070061690,
20070089025,
20070226583,
20080098286,
20090154458,
20090164873,
20090268694,
20100005361,
20100115372,
20100199145,
20110041023,
20110119568,
CN101523734,
CN1937479,
GB2483238,
JP11136220,
JP2003224544,
JP2008005419,
JP2009526341,
JP4350750,
KR1020070034904,
KR1020070054088,
KR1020080105843,
WO2008086236,
WO2009064468,
WO2009131094,
WO2010100575,
WO2011061031,
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
Mar 05 2014Samsung Electronics Co., Ltd.(assignment on the face of the patent)
Date Maintenance Fee Events
Dec 16 2015ASPN: Payor Number Assigned.
Mar 18 2019M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Mar 13 2023M1552: Payment of Maintenance Fee, 8th Year, Large Entity.


Date Maintenance Schedule
Oct 06 20184 years fee payment window open
Apr 06 20196 months grace period start (w surcharge)
Oct 06 2019patent expiry (for year 4)
Oct 06 20212 years to revive unintentionally abandoned end. (for year 4)
Oct 06 20228 years fee payment window open
Apr 06 20236 months grace period start (w surcharge)
Oct 06 2023patent expiry (for year 8)
Oct 06 20252 years to revive unintentionally abandoned end. (for year 8)
Oct 06 202612 years fee payment window open
Apr 06 20276 months grace period start (w surcharge)
Oct 06 2027patent expiry (for year 12)
Oct 06 20292 years to revive unintentionally abandoned end. (for year 12)