An apparatus of a power amplifier is provided. The apparatus includes an input boosting circuit configured to match a second harmonic input signal using a harmonic control circuit of an input stage to maximize an efficiency and an output power, a die cell configured to receive and amplify an output signal of the input boosting circuit, and an output boosting circuit configured to receive an output signal of the die cell and to match a second harmonic output signal of the output signal of the die cell using a harmonic control circuit of an output stage to maximize the efficiency and the output power.
|
1. An apparatus of a power amplifier, the apparatus comprising:
an input boosting circuit including a first harmonic control circuit that is used for matching a harmonic input signal;
a die cell configured to receive and amplify an output signal from the input boosting circuit; and
an output boosting circuit including a second harmonic control circuit that is used for matching a harmonic output signal of the output signal from the die cell.
12. A method for operating a power amplifier, the method comprising:
matching, at an input boosting circuit including a first harmonic control circuit, a harmonic input signal using the first harmonic control circuit;
receiving and amplifying, at a die cell, an output signal of the input boosting circuit; and
matching, at an output boosting circuit including a second harmonic control circuit, a harmonic output signal of the output signal from the die cell using the second harmonic control circuit.
2. The apparatus of
3. The apparatus of
4. The apparatus of
wherein the first harmonic control circuit comprises one inductor and one capacitor connected in series,
wherein the one inductor is connected to the input boosting circuit, and
wherein the one capacitor is connected to a ground.
5. The apparatus of
wherein the first harmonic control circuit comprises two inductors connected in series and two capacitors,
wherein a first inductor of the two inductors is connected to a first point of the input boosting circuit,
wherein a second inductor of the two inductors is connected to a second point of the input boosting circuit,
wherein a first capacitor of the two capacitors connects a point between the first inductor and the second inductor with a ground, and
wherein a second capacitor of the two capacitors connects the second point of the input boosting circuit with the ground.
6. The apparatus of
7. The apparatus of
8. The apparatus of
9. The apparatus of
wherein the second harmonic control circuit comprises one inductor and one capacitor connected in series,
wherein the inductor is connected to the output boosting circuit, and
wherein the capacitor is connected to a ground.
10. The apparatus of
wherein the second harmonic control circuit comprises two inductors connected in series and two capacitors,
wherein a first inductor of the two inductors is connected to a first point of the output boosting circuit,
wherein a second inductor of the two inductors is connected to a second point of the output boosting circuit,
wherein a first capacitor of the two capacitors connects a point between the first inductor and the second inductor with a ground, and
wherein a second capacitor of the two capacitors connects the second point of the output boosting circuit with the ground.
11. The apparatus of
13. The method of
14. The method of
15. The method of
wherein the first harmonic control circuit comprises one inductor and one capacitor connected in series,
wherein the one inductor is connected to the input boosting circuit, and
wherein the capacitor is connected to a ground.
16. The method of
wherein the first harmonic control circuit comprises two inductors connected in series and two capacitors,
wherein a first inductor of the two inductors is connected to a first point of the input boosting circuit,
wherein a second inductor of the two inductors is connected to a second point of the input boosting circuit,
wherein a first capacitor of the two capacitors connects a point between the first inductor and the second inductor with a ground, and
wherein a second capacitor of the two capacitors connects the second point of the input boosting circuit with the ground.
17. The method of
18. The method of
19. The method of
wherein the second harmonic control circuit comprises one inductor and one capacitor connected in series,
wherein the inductor is connected to the output boosting circuit, and
wherein the capacitor is connected to a ground.
20. The method of
wherein the second harmonic control circuit comprises two inductors connected in series and two capacitors,
wherein a first inductor of the two inductors is connected to a first point of the output boosting circuit,
wherein a second inductor of the two inductors is connected to a second point of the output boosting circuit,
wherein a first capacitor of the two capacitors connects a point between the first inductor and the second inductor with a ground, and
wherein a second capacitor of the two capacitors connects the second point of the input boosting circuit with the ground.
|
|||||||||||||||||||||||||||||||
This application claims the benefit under 35 U.S.C. §119(a) of a Korean patent application filed on Jul. 5, 2013 in the Korean Intellectual Property Office and assigned Serial number 10-2013-0079208, the entire disclosure of which is hereby incorporated by reference.
The present disclosure was made by or on behalf of the below listed parties to a joint research agreement. The joint research agreement was in effect on or before the date the present disclosure was made and the present disclosure was made as a result of activities undertaken within the scope of the joint research agreement. The parties to the joint research agreement are 1) Samsung Electronics Co., Ltd. and 2) Postech Academy—Industry Foundation.
The present disclosure relates to harmonic matching in a power amplifier.
As a wireless communication system evolves, it provides a service for delivering various contents in addition to text or voice. For doing so, it is needed to transmit much information at a time. To this end, a power amplifier should linearly amplify a modulation signal and a wideband signal of high Peak-to-Average Power Ratio (PAPR).
However, a general power amplifier operates with a low efficiency for the high PAPR signal and thus produces great heat. As a result, the power amplifier further requires a cooling system, which increases a size of a transmitter including the power amplifier and raises a manufacturing cost. Also, the transmitter may not operate stably due to the high heat. An additional device is needed to compensate for this.
As the wireless communication system evolves, demands for the power amplifier supporting multimode/multiband increase, but research thereon is insufficient. Recently, a study is conducted on the power amplifier operating in the wideband through low-Q matching Still, such a power amplifier lacks high efficiency because the high efficiency can be attained through harmonic impedance matching in addition to fundamental impedance matching.
Hence, a method and an apparatus for the harmonic impedance matching is needed.
The above information is presented as background information only to assist with an understanding of the present disclosure. No determination has been made, and no assertion is made, as to whether any of the above might be applicable as prior art with regard to the present disclosure.
Aspects of the present disclosure are to address at least the above-mentioned problems and/or disadvantages and to provide at least the advantages described below. Accordingly, an aspect of the present disclosure is to provide a method and an apparatus for harmonic matching.
Another aspect of the present disclosure is to provide a method and an apparatus of a power amplifier including a circuit which easily matches harmonics.
Yet another aspect of the present disclosure is to provide a method and an apparatus for reducing external harmonic impedance effect using a harmonic control circuit in a power amplifier.
Still another aspect of the present disclosure is to provide a method and an apparatus for matching a second harmonic component of an input/output stage to an efficient optimization region and increasing efficiency by adding a harmonic control circuit in a power amplifier.
In accordance with an aspect of the present disclosure, an apparatus of a power amplifier is provided. The apparatus includes an input boosting circuit configured to match a second harmonic input signal using a harmonic control circuit of an input stage to maximize an efficiency and an output power, a die cell configured to receive and amplify an output signal of the input boosting circuit, and an output boosting circuit configured to receive an output signal of the die cell and to match a second harmonic output signal of the output signal of the die cell using a harmonic control circuit of an output stage to maximize the efficiency and the output power.
In accordance with another aspect of the present disclosure, a method for operating a power amplifier is provided. The method includes matching, at an input boosting circuit, a second harmonic input signal using a harmonic control circuit of an input stage to maximize efficiency and output power, receiving and amplifying, at a die cell, an output signal of the input boosting circuit, and receiving, at an output boosting circuit, an output signal of the die cell and matching a second harmonic output signal of the output signal of the die cell using a harmonic control circuit of an output stage to maximize the efficiency and the output power.
In accordance with another aspect of the present disclosure, a power amplifier of an electronic device is provided. The power amplifier includes an input boosting circuit configured to receive an input signal from a first external matching circuit of the electronic device, an output boosting circuit configured to provide an output signal to an second external matching circuit of the electronic device, and a die cell disposed between and directly connected to both the input boosting circuit and the output boosting circuit.
Other aspects, advantages, and salient features of the disclosure will become apparent to those skilled in the art from the following detailed description, which, taken in conjunction with the annexed drawings, discloses various embodiments of the present disclosure.
The above and other aspects, features, and advantages of certain embodiments of the present disclosure will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:
Throughout the drawings, like reference numerals will be understood to refer to like parts, components and structures.
The following description with reference to the accompanying drawings is provided to assist in a comprehensive understanding of various embodiments of the present disclosure as defined by the claims and their equivalents. It includes various specific details to assist in that understanding but these are to be regarded as merely exemplary. Accordingly, those of ordinary skill in the art will recognize that various changes and modifications of the various embodiments described herein can be made without departing from the scope and spirit of the present disclosure. In addition, descriptions of well-known functions and constructions may be omitted for clarity and conciseness.
The terms and words used in the following description and claims are not limited to the bibliographical meanings, but, are merely used by the inventor to enable a clear and consistent understanding of the present disclosure. Accordingly, it should be apparent to those skilled in the art that the following description of various embodiments of the present disclosure is provided for illustration purpose only and not for the purpose of limiting the present disclosure as defined by the appended claims and their equivalents.
It is to be understood that the singular forms “a,” “an,” and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to “a component surface” includes reference to one or more of such surfaces.
By the term “substantially” it is meant that the recited characteristic, parameter, or value need not be achieved exactly, but that deviations or variations, including for example, tolerances, measurement error, measurement accuracy limitations and other factors known to those of skill in the art, may occur in amounts that do not preclude the effect the characteristic was intended to provide.
Various embodiments of the present disclosure provide a method and an apparatus for harmonic matching.
The present disclosure relates to a method for enhancing efficiency in a wide bandwidth in performance of a high-efficiency power amplifier, and more particularly, to a method and an apparatus of a power amplifier including a circuit which easily matches harmonics.
A general power amplifier employs an input/output boosting circuit therein to match a low matching impedance to 50 ohm. The boosting circuit facilitates fundamental impedance matching. In so doing, the fundamental impedance matching is feasible in the wideband using low-Q matching but lessens efficiency of the fundamental impedance matching because harmonic matching is not performed concurrently. To address this problem, the present disclosure matches a second harmonic component of an input/output stage to an efficient optimization region and enhances the efficiency by adding a harmonic control circuit in the power amplifier.
Since the harmonics are controlled in the power amplifier, it is not affected by an external matching circuit. As such, since the present disclosure performs the low-Q fundamental impedance matching in the wideband and concurrently performs the impedance matching in a high efficiency region for the harmonics regardless of a particular external matching circuit and the fundamental matching circuit, the high efficiency can be obtained in the wideband.
A high-efficiency wideband power amplifier of the present disclosure can be applied to a base station and a terminal. For the high efficiency in the wideband, the power amplifier includes an internal impedance boosting circuit and further includes a second harmonic impedance matching circuit for the wideband operation, thus facilitating the fundamental impedance matching and the second harmonic impedance matching therein.
The high-efficiency wideband power amplifier includes an input stage including an input boosting circuit, which includes a wideband harmonic control circuit, an output stage including an output boosting circuit, which includes a wideband harmonic control circuit, and a basic die cell.
The high-efficiency wideband power amplifier can be applied to high-efficiency power amplifiers for any switching and saturation, such as class D, class E, class F, class J, and saturated Power Amplification (PA).
The high-efficiency wideband power amplifier includes a second harmonic control circuit for maximizing a voltage gain and the efficiency of the second harmonic component of the input stage without being affected by an external impedance of the power amplifier, a second harmonic control circuit for maximizing an output power and the efficiency of the second harmonic component of the output stage without being affected by the external impedance of the power amplifier, and a die cell for amplification and power generation.
Hereafter, the wideband power amplifier of the present disclosure is elucidated by referring to the attached drawings.
Referring to
The input boosting circuit 160 and the output boosting circuit 180 generate the low matching impedance of the input/output stage to facilitate the matching. The input boosting circuit 160 and the output boosting circuit 180 include capacitors 164 and 184 for the typical boosting and inductors 162 and 182 for the boosting.
The input boosting circuit 160 and the output boosting circuit 180 facilitate the fundamental impedance matching and do not perform a specific function for the harmonic component. The boosted fundamental impedance is matched to the wideband through the low-Q matching of external matching circuits 100 and 190.
Referring to
Accordingly, not affecting the fundamental impedance matching in the bandwidth is needed, while concurrently matching the second harmonic impedance. That is, it is needed to place the impedance of the second harmonic component in the maximum efficiency impedance region of Smith chart of
Referring to
The power amplifier 350 includes an output boosting circuit 380 for always matching the second harmonic input signal to an inductive region of the maximum efficiency and output power behind the die cell 370 using a harmonic control circuit 385 of the output stage.
The boosted fundamental impedance is matched to the wideband through the low-Q matching of external matching circuits 300 and 390.
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
By contrast, the power amplifier including the harmonic control circuit exhibits large tolerance throughout Smith chart of
The power amplifier performs the matching to acquire the high efficiency for the harmonics using the harmonic control circuit. Thus, the external matching circuit of the power amplifier processes only the fundamental impedance matching, and the power amplifier can achieve the high efficiency merely with the fundamental impedance matching.
Referring to
Referring to
Next, the power amplifier configures the input internal second harmonic control circuit in operation 1015 and detects the effect of the input external impedance using the second harmonic circuit in operation 1020.
In operation 1025, the power amplifier determines whether it matches to the wideband optimal second harmonic impedance without the effect of the input external impedance.
When not matching to the wideband optimal second harmonic impedance without the effect of the input external impedance in operation 1025, the power amplifier reconfigures the input internal second harmonic control circuit in operation 1015.
When matching to the wideband optimal second harmonic impedance without the effect of the input external impedance in operation 1025, the power amplifier determines to match the external input matching circuit to 50 ohms for the wideband optimal fundamental input impedance matching in operation 1030.
Next, the power amplifier determines the wideband optimal fundamental output impedance Ropt in operation 1035 and determines the wideband optimal second harmonic output impedance in operation 1040.
The power amplifier configures the output internal second harmonic control circuit in operation 1045 and detects the effect of the output external impedance using the second harmonic circuit in operation 1050.
In operation 1055, the power amplifier determines whether it matches to the wideband optimal second harmonic impedance without the effect of the output external impedance.
When not matching to the wideband optimal second harmonic impedance without the effect of the output external impedance in operation 1055, the power amplifier reconfigures the output internal second harmonic control circuit in operation 1045.
When matching to the wideband optimal second harmonic impedance without the effect of the output external impedance in operation 1055, the power amplifier determines to match the external output matching circuit to 50 ohms for the wideband optimal fundamental output impedance matching in operation 1060.
The power amplifier determines whether there is a maximum gain in operation 1065, and if not, the power amplifier reconfigures the input internal second harmonic control circuit in operation 1015.
When the power amplifier determines that the maximum gain is obtained in operation 1065, the power amplifier determines whether the maximum output and the maximum efficiency are not obtained in operation 1070, and if not, the power amplifier reconfigures the output internal second harmonic control circuit in operation 1045.
When the power amplifier determines that the maximum gain is obtained in operation 1065 and proceeds to determine that the maximum output and the maximum efficiency are obtained in operation 1070, the power amplifier finishes this process.
Referring to
The RF processor 1110 transmits and/or receives signals over a radio channel through signal band conversion and amplification. That is, the RF processor 1110 up-converts a baseband signal fed from the baseband processor 1120 to an RF signal, transmits the RF signal over the antenna, and down-converts an RF signal received over the antenna to a baseband signal. The RF processor 1110 can include at least one RF chain (not shown) for a plurality of antennas. The RF chain can include a transmit filter, a receive filter, an amplifier, a mixer, an oscillator, a Digital to Analog Converter (DAC) and an Analog to Digital Converter (ADC).
The RF processor 1110 includes a power amplifier 1115 and can enhance the efficiency of the power amplifier 1115 in the wide bandwidth, because it is less affected by the harmonic impedance outside the power amplifier 1115, by using the harmonic control circuit in the power amplifier 1115 with respect to the second harmonics which greatly affect the efficiency of the power amplifier 1115.
The baseband processor 1120 converts the baseband signal and a bit stream according to a physical layer standard of the system. For example, for the data transmission, the baseband processor 1120 generates complex symbols by encoding and modulating the transmit bit stream. For the data reception, the baseband processor 1120 restores the received bit stream by demodulating and decoding the baseband signal fed from the RF processor 1110. For example, in a data transmission based on Orthogonal Frequency Division Multiplexing (OFDM), the baseband processor 1120 generates the complex symbols by encoding and modulating the transmit bit stream, maps the complex symbols to subcarriers, and generates OFDM symbols using Inverse Fast Fourier Transform (IFFT) and Cyclic Prefix (CP) addition. For the data reception, the baseband processor 1120 splits the baseband signal fed from the RF processor 910 into OFDM symbols, restores the signals mapped to the subcarriers using Fast Fourier Transform (FFT), and restores the received bit stream by demodulating and decoding the signals.
As such, the baseband processor 1120 and the RF processor 1110 transmit and/or receive the signals. Hence, the baseband processor 1120 and the RF processor 1110 can be referred to as a transmitter, a receiver, a transceiver, a communication part, or any other similar and/or suitable name for an element that transmits and/or receives signals.
The storage 1130 stores a basic program for operating the terminal, an application program, and data such as setting information.
The controller 1140 controls the operations of the terminal. For example, the controller 1140 sends and receives the signals through the baseband processor 1120 and the RF processor 1110.
The RF processor 1110, the baseband processor 1120, the storage 1130, the controller 1140, and the power amplifier 1115 may be any suitable hardware element, device, and/or unit, such as a processor, an Integrated Circuit (IC), or any other similar and/or suitable type of hardware.
Referring to
The RF processor 1210 transmits and/or receives signals over the radio channel through the signal band conversion and amplification. That is, the RF processor 1210 up-converts the baseband signal, fed from the baseband processor 1220, into an RF signal, transmits the RF signal over the antenna, and down-converts the RF signal received over the antenna into the baseband signal. The RF processor 1210 can include at least one RF chain (not shown) for each antenna of a plurality of antennas. The RF chain can include a transmit filter, a receive filter, an amplifier, a mixer, an oscillator, a DAC and an ADC.
The RF processor 1210 includes a power amplifier 1215 and can enhance the efficiency of the power amplifier 1215 in the wide bandwidth because it is less affected by the harmonic impedance outside the power amplifier 1215 by using the harmonic control circuit in the power amplifier 1215 with respect to the second harmonics which greatly affect the efficiency of the power amplifier 1215.
The baseband processor 1220 converts the baseband signal and the bit stream according to the physical layer standard of the system. For example, for the data transmission according to OFDM, the baseband processor 1220 generates complex symbols by encoding and modulating the transmit bit stream, maps the complex symbols to subcarriers, and generates OFDM symbols using the IFFT and the CP addition. For the data reception, the baseband processor 1220 splits the baseband signal fed from the RF processor 1210 into OFDM symbols, restores the signals mapped to the subcarriers using the FFT, and restores the received bit stream by demodulating and decoding the signals.
As such, the baseband processor 1220 and the RF processor 1210 transmit and receive the signals. Hence, the baseband processor 1220 and the RF processor 1210 can be referred to as a transmitter, a receiver, a transceiver, or a communication part.
The backhaul communication part 1230 provides an interface for communicating with other nodes in the network. That is, the backhaul communication part 1230 converts the bit stream, to be sent from the base station to other node, for example, to other base station and/or a core network, into the physical signal and converts the physical signal received from the other node into the bit stream.
The storage 1240 stores a basic program for operating the base station, an application program, and data such as setting information. The storage 1240 provides the stored data according to a request of the controller 1250.
The controller 1250 controls the operations of the base station. For example, the controller 1250 sends and/and receives the signals through the baseband processor 1220 and the RF processor 1210, or the backhaul communication part 1230. The controller 1240 records and reads data to and from the storage 1240.
The RF processor 1210, the baseband processor 1220, the backhaul communication part 1230, the storage 1240, the controller 1250, and the power amplifier 1215 may be any suitable hardware element, device, and/or unit, such as a processor, an Integrated Circuit (IC), or any other similar and/or suitable type of hardware.
The methods described in the claims and/or the specification of the present disclosure can be implemented using hardware and software alone or in combination.
As for the software, a computer-readable storage medium including one or more programs and/or software modules can be provided. One or more programs stored to the non-transitory computer-readable storage medium are configured for execution of one or more processors of the electronic device. One or more programs include instructions making the electronic device execute the methods according to the various embodiments as described in the claims and/or the specification of the present disclosure.
The program, and/or the software module, or in other words, software, can be stored to a Random Access Memory (RAM), a non-volatile memory including a flash memory, a Read Only Memory (ROM), an Electrically Erasable Programmable ROM (EEPROM), a magnetic disc storage device, a Compact Disc (CD)-ROM, Digital Versatile Discs (DVDs) and/or other optical storage devices, and a magnetic cassette. Alternatively, the program can be stored to a memory combining part or all of those recording media. A plurality of memories may be equipped.
The program can be stored to an attachable storage device of the electronic device accessible via the communication network such as Internet, Intranet, Local Area Network (LAN), Wide LAN (WLAN), or Storage Area Network (SAN), or a communication network combining the networks. The storage device can access the electronic device through an external port. A separate storage device in the communication network can access the portable electronic device.
The present disclosure can provide the efficient wideband power amplifier not affected by the external impedance with respect to the harmonics by adding the internal harmonic matching circuit.
Also, the present disclosure can enhance the efficiency of the power amplifier, which consumes considerable power, by fulfilling the fundamental impedance matching and the harmonic impedance matching at the same time.
The harmonics, particularly the second harmonics, greatly affecting the efficiency of the power amplifier is less affected by the external harmonic impedance using the internal harmonic control circuit. Therefore, the present disclosure can enhance the efficiency of the power amplifier in the wide bandwidth.
While the present disclosure has been shown and described with reference to various embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present disclosure as defined by the appended claims and their equivalents.
Lee, Dong-Geun, Kim, Bumman, Kim, Kyoung-tae, Kim, Il-Du, Son, Jung-Hwan
| Patent | Priority | Assignee | Title |
| 10666207, | Nov 16 2018 | Macom Technology Solutions Holdings, Inc | Broadband harmonic matching network using low-pass type broadband matching |
| 11012035, | May 15 2019 | NXP USA, INC. | Amplifier devices with input transient termination |
| 11082016, | May 15 2019 | NXP USA, INC. | Amplifier devices with reflection absorption |
| 11469725, | Jun 07 2019 | Skyworks Solutions, Inc | Apparatus and methods for power amplifier output matching |
| 11522500, | Nov 06 2019 | NXP USA, INC. | Dual-path amplifier having reduced harmonic distortion |
| Patent | Priority | Assignee | Title |
| 5767743, | Oct 13 1995 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Radio frequency power amplifier having a tertiary harmonic wave feedback circuit |
| 8076994, | Jun 22 2007 | Macom Technology Solutions Holdings, Inc | RF power transistor packages with internal harmonic frequency reduction and methods of forming RF power transistor packages with internal harmonic frequency reduction |
| 8872583, | Apr 12 2011 | SOONGSIL UNIVERSITY FOUNDATION OF UNIVERSITY INDUSTRY COOPERATION | Power amplifier with advanced linearity |
| 20020063603, | |||
| 20040056723, | |||
| 20080191801, | |||
| 20120262234, | |||
| KR20090092059, | |||
| KR20100086794, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Jul 03 2014 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / | |||
| Jul 03 2014 | KIM, KYOUNG-TAE | POSTECH ACADEMY ? INDUSTRY FOUNDATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | SON, JUNG-HWAN | POSTECH ACADEMY ? INDUSTRY FOUNDATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | KIM, BUMMAN | POSTECH ACADEMY ? INDUSTRY FOUNDATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | KIM, II-DU | POSTECH ACADEMY ? INDUSTRY FOUNDATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | LEE, DONG-GEUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | KIM, KYOUNG-TAE | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | SON, JUNG-HWAN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | KIM, BUMMAN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | KIM, II-DU | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 | |
| Jul 03 2014 | Postech Academy—Industry Foundation | (assignment on the face of the patent) | / | |||
| Jul 03 2014 | LEE, DONG-GEUN | POSTECH ACADEMY ? INDUSTRY FOUNDATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033240 | /0273 |
| Date | Maintenance Fee Events |
| Aug 10 2016 | ASPN: Payor Number Assigned. |
| Oct 16 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Oct 16 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Date | Maintenance Schedule |
| May 10 2019 | 4 years fee payment window open |
| Nov 10 2019 | 6 months grace period start (w surcharge) |
| May 10 2020 | patent expiry (for year 4) |
| May 10 2022 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 10 2023 | 8 years fee payment window open |
| Nov 10 2023 | 6 months grace period start (w surcharge) |
| May 10 2024 | patent expiry (for year 8) |
| May 10 2026 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 10 2027 | 12 years fee payment window open |
| Nov 10 2027 | 6 months grace period start (w surcharge) |
| May 10 2028 | patent expiry (for year 12) |
| May 10 2030 | 2 years to revive unintentionally abandoned end. (for year 12) |