A semiconductor package is provided, including a substrate having a top surface, a bottom surface opposing the top surface, a via communicating the top surface with the bottom surface, and a stator set formed by circuits; an axial tube axially installed in the via of the substrate; a plurality of electronic components mounted on the top surface of the substrate and electrically connected to the substrate; an encapsulant formed on the top surface of the substrate for encapsulating the electronic components and the axial tube; and an impeller axially coupled to the axial tube via the bottom surface of the substrate. In the semiconductor package, the stator set is formed in the substrate by a patterning process. Therefore, the thickness of the semiconductor package is reduced significantly.
|
1. A semiconductor package, comprising:
a substrate having a top surface, a bottom surface opposing the top surface, a via communicating the top surface with the bottom surface, a circuit layer formed in the substrate, and a stator set formed by circuits;
an axial tube axially installed in the via of the substrate and having an opening, wherein the opening is exposed from the bottom surface of the substrate, and the opening is free from extending through the axial tube;
a plurality of electronic components mounted on the top surface of the substrate and electrically connected to the substrate;
an encapsulant formed on the top surface of the substrate for encapsulating the electronic components and the axial tube; and
an impeller axially coupled to the axial tube via the bottom surface of the substrate, wherein the impeller comprises a plurality of blades disposed on the bottom surface of the substrate.
2. The semiconductor package of
3. The semiconductor package of
4. The semiconductor package of
5. The semiconductor package of
6. The semiconductor package of
7. The semiconductor package of
8. The semiconductor package of
9. The semiconductor package of
10. The semiconductor package of
11. The semiconductor package of
|
This application claims under 35 U.S.C. §119(a) the benefit of Taiwanese Application No. 102102421, filed Jan. 23, 2013, the entire contents of which is incorporated herein by reference.
1. Field of the Invention
This invention relates to semiconductor packages and methods of fabricating the same, and, more particularly, to a semiconductor package having a stator set formed by circuits and a method of fabricating the semiconductor package.
2. Description of Related Art
A circuit board, such as a main board or a mother board, has disposed thereon a plurality of electronic components, such as a central processing unit or a graphic card, and conductive circuits that are electrically connected to the electronic components. In operation, the electronic components generate heat. The electronic components will malfunction if the heat is not effectively dissipated to a region outside of an electronic product in which the circuit board is installed. The heat-dissipating capability plays a dominant role in modern electronic products that have various functions and operate at a high speed. The various functions and high operation speed mean that more and higher-leveled electronic components are integrated on the circuit board. As a result, more heat is generated by a modern electronic product, and how to dissipate the heat generated by the electronic components is becoming a serious issue in the art.
A heat-dissipating fan is installed on a main board or a mother board, to dissipate the heat generated by the electronic components and/or the electronic products. U.S. Pat. Nos. 6,799,282, 7,215,548, 7,286,357 and 7,568,517 disclose such a heat-dissipating fan.
A conventional heat-dissipating fan, as shown in
The control chip 110 of the heat-dissipating fan shown in
Besides, the installation of the control chip 110 affects the size of the gap between the hub 130 of the impeller 13 and the base 120 of the housing 12, and the thickness of the control chip 110 amounts to the height of the gap, which is adversely to the reduction of the overall height of the heat-dissipating fan. The control chip 110 occupies the precious area of the printed circuit board 11. If the printed circuit board 11 cannot be reduced any further, the blades 132 have to have their sizes reduced. However, the airflow of the blades 132 with reduced sizes is reduced accordingly. As a result, the heat-dissipating effect is greatly impacted.
In order to solve the above problem, U.S. Pat. No. 7,345,884 discloses an improved heat-dissipating fan. As shown in
However, the extension portion 11a of the printed circuit board 11′ interferes the airflow generated by the impeller 13′. The airflow, if interfered, generates noises and affects the quality of an electronic product in which the heat-dissipating fan is installed. Besides, since the extension portion 11a extends externally, blades 132′ have to be away from the control chip 110′ at a predetermined interval, which is also adversely to the reduction of the overall height of the heat-dissipating fan. Therefore, the electronic product cannot meet the compact-size and low-profile requirements.
Moreover, since in the heat-dissipating fan the printed circuit board 11′ still has to be installed between the hub 130′ of the impeller 13′ and the base 120′ of the housing 12′, the height of the heat-dissipating fan is thus affected by the thickness of the printed circuit board 11′ and cannot be reduced any further.
The present invention provides a semiconductor package, comprising: a substrate having a top surface, a bottom surface opposing the top surface, a via communicating the top surface with the bottom surface, and a stator set formed by circuits; an axial tube axially installed in the via of the substrate; a plurality of electronic components mounted on the top surface of the substrate and electrically connected to the substrate; an encapsulant formed on the top surface of the substrate for encapsulating the electronic components and the axial tube; and an impeller axially coupled to the axial tube via the bottom surface of the substrate.
In order to obtain the semiconductor package, the present invention further provides a method of fabricating the semiconductor package, comprising: mounting a plurality of electronic components on a substrate having a stator set formed by circuits, a top surface, a bottom surface opposing the top surface, and a via communicating the top surface with the bottom surface, axially disposing an axial tube in the via, and forming an encapsulant on the top surface of the substrate for encapsulating the electronic components and the axial tube; cutting the substrate; and axially coupling an impeller to the axial tube via the bottom surface of the substrate.
In an embodiment, the substrate includes a core layer having a first surface and a second surface opposing the first surface, a first solder-resistant layer formed on the first surface and an exposed surface thereof corresponding to the top surface of the substrate, and a second solder-resistant layer formed on the second surface and an exposed surface thereof corresponding to the bottom surface of the substrate, wherein the stator set is formed on the first surface and the second surface of the core layer and is covered by the first solder-resistant layer and the second solder-resistant layer.
In an embodiment, the stator set includes a first spiral circuit formed on the first surface of the core layer and covered by the first solder-resistant layer, a second spiral circuit formed on the second surface of the core layer and covered by the second solder-resistant layer, and at least a conductive via penetrating the core layer of the substrate for electrically connecting the first spiral circuit to the second spiral circuit.
In another embodiment, the substrate is fabricated by forming spiral circuits that act as the stator set on the first surface and the second surface of the core layer; covering the first surface and the second surface of the core layer with a first solder-resistant layer and a second solder-resistant layer of the stator set, respectively; and forming a via communicating the top surface with the bottom surface, and installing the axial tube in the via. In an embodiment, the via is formed at a region away from a center of the semiconductor package.
In an embodiment, the core layer has the electronic component installed therein and encapsulated by the encapsulant.
In an embodiment, the method further comprises forming a circuit layer at a region on the first surface of the core layer where the stator set is not formed. In another embodiment, the method further comprises, prior to forming the encapsulant, forming a conductive element disposed in the encapsulant and electrically connected to the circuit layer of the substrate and having an end exposed from the encapsulant.
In yet another embodiment, the method further comprises forming on the conductive element an externally-connected component electrically connected to the conductive element.
In an embodiment, the method further comprises, prior to cutting the substrate, forming at least an air vent penetrating the top surface and the bottom surface of the substrate and the encapsulant, to form an axially air passage. Alternatively, the method further comprises, prior to cutting the substrate, disposing an outer cover on the substrate and surrounding the impeller, to form an axially flow inducing cover.
In yet another embodiment, the semiconductor package further comprises an inducing cover fixed to the encapsulant and a side surface of the substrate, to enhance the airflow and reduce noises. In an embodiment, the inducing cover is adhesively or mechanically fixed to the encapsulant and a side surface of the substrate, or is directly formed on the substrate by the encapsulant. In addition to having a top opening that provides axially flowing air, the inducing cover may be designed to have a first inducing opening parallel to the axial tube and a second inducing opening perpendicular to the axial tube, to provide a radial flowing air.
Since the stator set of the semiconductor package according to the present invention is a spiral circuit directly formed on the core layer of the substrate, the semiconductor package has an overall thickness reduced.
According to the present invention, the electronic component does not need to be installed between a base of the housing and a hub of the impeller. Therefore, heat generated by the electronic component can be dissipated effectively. Moreover, since the encapsulant has a thickness that is controllable, the package in which the impeller is installed has a thickness reduced, and thus meets the compact-size and low-profile requirements.
According to the present invention, the control chip is installed at a predetermined position on the substrate, and will not interfere the airflow by the impeller, thus introducing no noises or vibrations.
According to the present invention, the substrate may have at least an air vent pre-installed or penetrating therethrough after the encapsulant is formed. Therefore, the heat generated by the electronic component can be dissipated by airflow under the substrate of the semiconductor package.
According to the present invention, since the impeller and the electronic component can be disposed on opposing surfaces, respectively, there is no need to consider whether the axial tube will be exposed in a packaging process. Therefore, the packaging process can be performed simply and easily.
The invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein;
The following illustrative embodiments are provided to illustrate the disclosure of the present invention, these and other advantages and effects can be apparently understood by those in the art after reading the disclosure of this specification. The present invention can also be performed or applied by other different embodiments. The details of the specification may be on the basis of different points and applications, and numerous modifications and variations can be devised without departing from the spirit of the present invention.
A method of fabricating a semiconductor package of a first embodiment according to the present invention is described as follows.
In a method of fabricating a semiconductor package according to the present invention, a substrate is provided that comprises a stator set formed by circuits, a top surface, a bottom surface opposing the top surface, and a via communicating the top surface with the bottom surface, an axial tube is installed in the via, and an encapsulant encapsulates the electronic component and the axial tube.
There is no limit on the sequence of installing the electronic component and the axial tube.
As shown in
In an embodiment, the circuit layer 201 and the stator set 202 are formed at the same time. In another embodiment, the circuit layer 201 and the stator set 202 are formed sequentially. Then, a first solder-resistant layer 203 and a second solder-resistant layer 204 are formed on the first surface 200a and the second surface 200b of the core layer 200, respectively, to cover the circuit layer 201 and the stator set 202.
In an embodiment, As shown in the cross-sectional diagram of
In an embodiment, the axial tube 30 protrudes from the top surface 20a of the substrate 20, and the via 20c that is used for the axial tube 30 to be installed therein has an end disposed on the top surface 20a of the substrate 20 that is covered by the axial tube 30.
As shown in
In an embodiment, the method according to the present invention disposes an electronic component 21 on the top surface 20a or the bottom surface 20b of the substrate 20, and forms the encapsulant 22 to encapsulate the electronic component 21.
In an embodiment, shown in
As shown in
As shown in
Referring to
As shown in
When the air vent 23 is formed and the semiconductor package is in operation, airflow S provides air and conveys the heat away from the semiconductor package, to enhance the heat-dissipating efficacy.
In a second embodiment, an electronic component 21 is imbedded in the core layer 200 of the substrate 20. As shown in
In a third embodiment, a semiconductor package further has an externally-connected component stacked.
In an embodiment shown in
In the previously described semiconductor package 2, the via 20c is disposed on a center or at a region away from the center (not shown). When the via 20c is disposed at the region away from the center, the top surface 20a of the substrate 20 has more area left for the electronic component 21 to be disposed thereon.
According to the previously described method, in the semiconductor package 2 according to the present invention the substrate 20 comprises a core layer 200 having a first surface 200a and a second surface 200b opposing the first surface 200a, a first solder-resistant layer 203 formed on the first surface 200a and having a surface corresponding to the top surface 20a of the substrate 20, and a second solder-resistant layer 204 formed on the second surface 200b and having a surface corresponding to the bottom surface 20b of the substrate 20. In an embodiment, the stator set 202 is formed by spiral circuits on the first surface 200a and the second surface 200b of the core layer 200, and is covered by the first solder-resistant layer 203 and the second solder-resistant layer 204.
In the previously described semiconductor package 2, the electronic component 21 is disposed in the substrate 20 or the top surface 20a of the substrate 20 and encapsulated by the encapsulant 22, and the substrate 20 further comprises a circuit layer 201. The previously described semiconductor package 2 further comprises a conductive element 40 disposed in the encapsulant 22 and electrically connected to the circuit layer 201 of the substrate 20, and the conductive element 40 has an end exposed from the encapsulant 22 for the externally-connected component 42 to be disposed thereon and electrically connected thereto. In an embodiment, the externally-connected component 42 comprises a packaged unit or a semiconductor chip.
The previously described semiconductor package 2 further comprises at least an air vent 23 penetrating the top surface 20a and the bottom surface 20b of the substrate and the encapsulant 22, to form an axially air passage.
The previously described semiconductor package 2 further comprises an outer cover 22′ formed on the substrate 20 and surrounding an impeller 31 to be installed sequentially. In an embodiment, the outer cover 22′ can be formed by an encapsulant, so as to simplify the fabrication process.
In a fourth embodiment, a semiconductor package has airflow enhanced.
As shown in
As shown in a bottom view of
In a fifth embodiment shown in
In the semiconductor package according to the present invention, since the stator set is formed in a spiral form and is directly formed on the core layer in the substrate, the overall thickness of the semiconductor package is reduced significantly. According to the present invention, the electronic component does not need to be disposed between the base of the housing and the hub of the impeller. Therefore, the heat generated by the electronic component can be dissipated effectively, the thickness of the encapsulant can be controlled, the overall thickness of the package after the impeller is carried thereby is reduced, and the electronic product can meet the compact-size and low-profile requirements. According to the present invention, the control chip is disposed at a predetermined position on the substrate, and will not interfere the airflow generated by the impeller in operation. Therefore, the present invention will not suffer from the noise or vibration problem.
According to the present invention, at least an air vent is pre-installed on the substrate or penetrates the substrate after the encapsulant is formed. Therefore, the heat generated by the electronic component can be dissipated via an airflow channel under the substrate of the semiconductor package. Since the impeller and the electronic component are disposed on two opposing surfaces, respectively, the exposure problem of the axial tube during a packaging process is solved, and the packaging process can be performed easily.
The foregoing descriptions of the detailed embodiments are only illustrated to disclose the features and functions of the present invention and not restrictive of the scope of the present invention. It should be understood to those in the art that all modifications and variations according to the spirit and principle in the disclosure of the present invention should fall within the scope of the appended claims.
Patent | Priority | Assignee | Title |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 25 2013 | HUANG, CHIEN-PING | AMTEK SEMICONDUCTORS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 030196 | /0506 | |
Apr 11 2013 | Amtek Semiconductors Co., Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 03 2020 | M2551: Payment of Maintenance Fee, 4th Yr, Small Entity. |
Dec 14 2023 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
Date | Maintenance Schedule |
Jul 12 2019 | 4 years fee payment window open |
Jan 12 2020 | 6 months grace period start (w surcharge) |
Jul 12 2020 | patent expiry (for year 4) |
Jul 12 2022 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jul 12 2023 | 8 years fee payment window open |
Jan 12 2024 | 6 months grace period start (w surcharge) |
Jul 12 2024 | patent expiry (for year 8) |
Jul 12 2026 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jul 12 2027 | 12 years fee payment window open |
Jan 12 2028 | 6 months grace period start (w surcharge) |
Jul 12 2028 | patent expiry (for year 12) |
Jul 12 2030 | 2 years to revive unintentionally abandoned end. (for year 12) |