Apparatuses and methods to distinguish proprietary, non-floating and floating chargers for regulating charging current are disclosed. In one aspect, a charger detection circuit is provided in a portable electronic device. The charger detection circuit is configured to detect whether a connected universal serial bus (usb) charger is compliant with a usb battery charging specification. If the connected usb charger is non-compliant with the usb battery charging specification, the charger detection circuit is configured to further detect if the non-complaint usb charger is a non-compliant floating usb charger or a non-compliant proprietary usb charger. If the connected usb charger is determined to be a non-compliant proprietary usb charger, the portable electronic device can be configured to draw up to a maximum charging current according to the usb battery charging specification.
|
21. A universal serial bus (usb) charger detection circuit, comprising:
a means for comparison, comprising:
receiving a data input signal based on a received usb data pin signal selected between a first data pin signal and a second data pin signal from a connected usb charger;
receiving a reference signal generated in response to detection of a vbus signal from the connected usb charger; and
generating a comparator output based on a comparison of the data input signal and the reference signal; and
a means for detection, comprising:
initiating a timeout timer in response to receipt of the vbus signal from the connected usb charger and generating a timeout output indicative of an expiration of the timeout timer; and
generating a detection output indicative of the connected usb charger being a proprietary usb charger if the comparator output indicates the data input signal is greater than the reference signal.
1. A universal serial bus (usb) charger detection circuit, comprising:
a detection control circuit configured to initiate a timeout timer in response to receipt of a vbus signal from a connected usb charger and generate a timeout output indicative of an expiration of the timeout timer; and
a comparison circuit configured to:
receive a data input signal based on a received usb data pin signal selected between a first data pin signal and a second data pin signal from the connected usb charger;
receive a reference signal generated in response to detection of the vbus signal from the connected usb charger; and
generate a comparator output based on a comparison of the data input signal and the reference signal;
the detection control circuit is further configured to generate a detection output indicative of the connected usb charger being a proprietary usb charger if the comparator output indicates the data input signal is greater than the reference signal.
22. A method for distinguishing between a proprietary universal serial bus (usb) charger and a floating usb charger, comprising:
initiating a timeout timer in response to receipt of a vbus signal from a usb charger and generating a timeout output indicative of an expiration of the timeout timer;
receiving a data input signal based on a received usb data pin signal from a connected usb charger;
receiving a reference signal generated in response to detection of the vbus signal from the usb charger;
generating a comparator output based on a comparison of the data input signal and the reference signal;
generating a detection output indicative of the connected usb charger being a proprietary usb charger if the comparator output indicates the data input signal is greater than the reference signal; and
generating the detection output indicative of the connected usb charger being a floating usb charger, based on the timeout output indicating the expiration of the timeout timer and the comparator output indicating the data input signal is less than or equal to the reference signal.
30. A method for distinguishing between a proprietary universal serial bus (usb) charger and a floating usb charger, comprising:
initiating a timeout timer in response to receipt of a vbus signal from a connected usb charger and generating a timeout output indicative of an expiration of the timeout timer;
receiving a data input signal based on a received usb data pin signal selected between a first data pin signal and a second data pin signal from the connected usb charger;
receiving a reference signal generated in response to detection of the vbus signal from the connected usb charger;
generating a comparator output based on a comparison of the data input signal and the reference signal;
generating a detection output indicative of the connected usb charger being a proprietary usb charger if the comparator output indicates the data input signal is greater than the reference signal; and
generating the detection output indicative of the connected usb charger being a floating usb charger, based on the timeout output indicating the expiration of the timeout timer and the comparator output indicating the data input signal is less than or equal to the reference signal.
2. The usb charger detection circuit of
3. The usb charger detection circuit of
4. The usb charger detection circuit of
5. The usb charger detection circuit of
6. The usb charger detection circuit of
the comparison circuit is further configured to:
selectively receive a second data input signal based on the second data pin signal from the connected usb charger; and
generate the comparator output based on a comparison of the second data input signal and the reference signal; and
the detection control circuit is further configured to:
generate the detection output indicative of the connected usb charger being a first type proprietary usb charger if the comparator output indicates that the second data input signal is greater than the reference signal; and
generate the detection output indicative of the connected usb charger being a second type proprietary usb charger different from the first type proprietary usb charger, if the comparator output indicates that the second data input signal is less than or equal to the reference signal.
7. The usb charger detection circuit of
selectively receive a second data input signal based on the second data pin signal from the connected usb charger; and
generate the comparator output based on a comparison of the second data input signal and the reference signal; and
the detection control circuit is further configured to generate the detection output indicative of the connected usb charger being a third type proprietary usb charger based on the timeout output indicating the expiration of the timeout timer and the comparator output indicating the second data input signal is greater than the reference signal.
8. The usb charger detection circuit of
9. The usb charger detection circuit of
10. The usb charger detection circuit of
11. The usb charger detection circuit of
an input switch configured to:
selectively receive the data input signal as either a first data input signal based on a received first data pin signal or a second data input signal based on a received second data pin signal based on a detection circuit selection output; and
provide the first data input signal or the second data input signal as the data input signal received by the comparison circuit;
the detection control circuit is further configured to generate the detection circuit selection output to control a selective receipt of the first data input signal based on the received first data pin signal or the second data input signal based on the received second data pin signal by the comparison circuit as the data input signal.
12. The usb charger detection circuit of
13. The usb charger detection circuit of
form a first electrical circuit with the connected usb charger for detecting the first data pin signal of the connected usb charger; and
tear down the first electrical circuit with the connected usb charger after detecting the first data pin signal of the connected usb charger.
14. The usb charger detection circuit of
15. The usb charger detection circuit of
form a second electrical circuit with the connected usb charger for detecting the second data pin signal of the connected usb charger; and
tear down the second electrical circuit with the connected usb charger after detecting the second data pin signal of the connected usb charger.
16. The usb charger detection circuit of
17. The usb charger detection circuit of
18. The usb charger detection circuit of
19. The usb charger detection circuit of
20. The usb charger detection circuit of
23. The method of
24. The method of
25. The method of
selectively receiving a second data input signal based on a second data pin signal from the connected usb charger;
generating the comparator output based on a comparison of the second data input signal and the reference signal;
generating the detection output indicative of the connected usb charger being a first type proprietary usb charger if the comparator output indicates that the second data input signal is greater than the reference signal; and
generating the detection output indicative of the connected usb charger being a second type proprietary usb charger different from the first type proprietary usb charger, if the comparator output indicates that the second data input signal is less than or equal to the reference signal.
26. The method
selectively receiving a second data input signal based on a second data pin signal from the connected usb charger;
generating the comparator output based on a comparison of the second data input signal and the reference signal; and
generating the detection output indicative of the connected usb charger being a third type proprietary usb charger based on the timeout output indicating the expiration of the timeout timer and the comparator output indicating the second data input signal is greater than the reference signal.
27. The method of
drawing an appropriate charging current according to a use case and policy if the connected usb charger is the floating usb charger; and
drawing the appropriate charging current according to the use case and policy if the connected usb charger is the proprietary usb charger.
28. The method of
29. The method of
generating a detection circuit selection output to selectively receive a first data input signal or a second data input signal as the data input signal;
selectively receiving the data input signal as either the first data input signal or the second data input signal based on the detection circuit selection output; and
providing the first data input signal or the second data input signal as the data input signal.
|
I. Field of the Disclosure
The technology of the disclosure relates generally to charging a battery of portable electronic devices from Universal Serial Bus (USB) chargers.
II. Background
Portable electronic devices, such as smartphones, tablets, laptop computers, and the like, can be powered by rechargeable batteries that need to be recharged periodically. Universal Serial Bus (USB) is an industry standard that defines the cables, connectors, and communication protocols for data and power transfers among personal computers and electronic devices. Thus, USB ports have been used as both data transfer and charging ports to charge rechargeable batteries of electronic devices. The convenience of drawing current from USB ports on personal computers has led to the creation of various types of USB chargers designed for charging portable electronic devices using the same USB cables as used for personal computers.
In this regard,
In addition to protocol handshakes and data transfer, portable electronic devices use the relative voltage and/or current variations between D− and D+ pins to detect different types of connected USB chargers. A USB charger is deemed standard compliant if configuration and voltages of the D− and D+ pins meet the specifications of USB battery charging specification revision 1.2 (BC1.2), and non-compliant otherwise. BC1.2 defines a plurality of compliant charger categories, including Dedicated Charging Port (DCP), Charging Downstream Port (CDP), and Standard Downstream Port (SDP), among others. Following the BC1.2 algorithm results in most non-compliant chargers being detected as SDP and current draw being limited to a current level specified in BC1.2 (e.g., ISUSP.)
Aspects of the disclosure include apparatuses and methods to distinguish proprietary, non-floating and floating chargers for regulating charging current. Related circuits, systems, and methods are also disclosed. In aspects disclosed herein, a charger detection circuit is provided in a portable electronic device (“portable device”) that has one or more Universal Serial Bus (USB) ports that can be used for charging the portable device. The charger detection circuit is configured to detect a connected USB charger connected to the portable device that is compliant with a prescribed battery charging specification so as to draw a charging current according to the battery charging specification. If the charger detection circuit detects that the connected USB charger is non-compliant with the battery charging specification, the charger detection circuit is configured to further detect if the non-complaint USB charger is a non-compliant floating charger or a non-compliant proprietary charger. With detection and categorization of non-compliant USB chargers, the portable device can decide to draw an appropriate level of charging current from a connected non-compliant charger under various use case scenarios.
In this regard in one aspect, a USB charger detection circuit is provided. The USB charger detection circuit comprises a detection control circuit and a comparison circuit. The detection control circuit is configured to initiate a timeout timer in response to receipt of a VBUS signal from a connected USB charger. The timeout timer is configured to generate a timeout output indicative of an expiration of the timeout timer. The comparison circuit is configured to receive a data input signal based on a received USB data pin signal from a connected USB charger and a reference signal that is generated in response to detection of the VBUS signal from the USB charger. The comparison circuit is also configured to generate a comparator output based on a comparison of the data input signal and the reference signal. The detection control circuit is further configured to generate a detection output indicative of the connected USB charger being a proprietary USB charger if the comparator output indicates the data input signal is greater than the reference signal.
In another aspect, a USB charger detection means is provided. The USB charger detection means comprises a detection control means and a comparison means. The detection control means is configured to initiate a timeout timer in response to receipt of a VBUS signal from a connected USB charger. The timeout timer is configured to generate a timeout output indicative of an expiration of the timeout timer. The comparison means is configured to receive a data input signal based on a received USB data pin signal from a connected USB charger and a reference signal that is generated in response to detection of the VBUS signal from the USB charger. The comparison means is also configured to generate a comparator output based on a comparison of the data input signal and the reference signal. The detection control means is further configured to generate a detection output indicative of the connected USB charger being a proprietary USB charger if the comparator output indicates the data input signal is greater than the reference signal.
In another aspect, a method for distinguishing between a proprietary USB charger and a floating USB charger is provided. The method comprises initiating a timeout timer in response to receipt of a VBUS signal from a USB charger and generating a timeout output indicative of an expiration of the timeout timer. The method also comprises receiving a data input signal based on a received USB data pin signal from a connected USB charger, receiving a reference signal generated in response to detection of the VBUS signal from the USB charger, and generating a comparator output based on a comparison of the data input signal and the reference signal. The method further comprises generating a detection output indicative of the connected USB charger being a proprietary USB charger if the comparator output indicates the data input signal is greater than the reference signal. The method further comprises generating the detection output indicative of the connected USB charger being a floating USB charger based on the timeout output indicating the expiration of the timeout timer and the comparator output indicating the data input signal is less than or equal to the reference signal.
With reference to the drawing figures, several exemplary aspects of the present disclosure are described. The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any aspect described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other aspects.
Aspects of the disclosure include apparatuses and methods to distinguish proprietary, non-floating and floating chargers for regulating charging current. Related circuits, systems, and methods are also disclosed. In aspects disclosed herein, a charger detection circuit is provided in a portable electronic device (“portable device”) that has one or more USB ports that can be used for charging the portable device. The charger detection circuit is configured to detect a connected USB charger connected to the portable device that is compliant with a prescribed USB battery charging specification so as to draw a charging current according to the USB battery charging specification. If the charger detection circuit detects that the connected USB charger is non-compliant with the USB battery charging specification, the charger detection circuit is configured to further detect if the non-complaint USB charger is a non-compliant floating charger or a non-compliant proprietary USB charger based on a detection algorithm that is compliant with the battery charging specification. With detection and categorization of non-compliant USB chargers, the portable device can decide to draw an appropriate level of charging current from a connected non-compliant charger under various use case scenarios.
In this regard,
In this regard, with reference to
With continuing reference to
In this regard, with continuing reference to
To further illustrate exemplary mechanisms that can be employed in a portable device for distinguishing between a connected non-compliant proprietary USB charger and a non-compliant floating USB charger,
With continuing reference to
With continuing reference to
With continuing reference to
After entering state 2, the detection control circuit 72 initiates the timeout timer in the timer circuit 76. In a non-limiting example, the timeout timer duration is set according to the TDCD_TIMEOUT in the USB battery charging specification. According to BC1.2, the TDCD_TIMEOUT is a duration in which the detection control circuit 72 must complete the detection for D− pin 60 and D+ pin 62 in the USB charger 54 in
While in state 2, the detection control circuit 72 is further configured to transmit the detection circuit selection output 96 to the input switch 82 so as to select a data input signal to compare against the reference signal VREF. The detection control circuit 72 is configured to use the comparison result of the selected data input signal to the reference signal VREF to distinguish the non-compliant floating USB charger and the non-compliant proprietary USB charger. The detection circuit selection output 96 causes the input switch 82 to select the first data input signal 92 as the data input signal 88 for the comparison circuit 80 to generate a comparison result between the first data input signal 92 and the reference signal VREF. The comparison circuit 80 compares the data input signal 88 against the reference signal VREF and generates the comparator output 90 received by the detection control circuit 72. The comparator output 90 indicates whether the data input signal 88 is greater than, or equal to, or smaller than the reference signal VREF, which determines if the USB charger 54 is a non-compliant floating USB charger, or a non-compliant proprietary USB charger. In a non-limiting example, the data input signal 88 is the voltage signal D− and the reference signal VREF is VDAT_REF. In contrast, as an example, the prior work uses a different voltage signal, VLGC, as the reference signal VREF for detecting non-compliant proprietary USB chargers. Given that the maximum value of VDAT_REF is 0.4 V, as opposed to the minimum value of 0.8 V for VLGC, using VDAT_REF as the reference signal VREF can detect a large variety of non-compliant proprietary USB chargers that output as low as 0.4V on D−.
With continuing reference to
With continuing reference to
In further illustrating the exemplary process in
Also in this example, the first data input signal 92(1), which represents the D− voltage measurement, from the first voltage detection circuit 84(1) is connected to the input switch 82(1). The comparison circuit 80(1) compares the first data input signal 92(1) with the reference signal VDAT_REF to generate the comparator output 90(1). At this point, the disabling step B is performed to tear down the first electrical circuit between the first voltage detection circuit 84(1), the D− pin 60(4), and the D+ pin 62(4). Note that the D− voltage measurement circuit also includes another reference voltage source VLGC. Although it is not used in the D− voltage measurement process, it will be needed for determining if data contact detection succeeded according to BC1.2.
In this example in
Also as illustrated in
With continuing reference to
With continuing reference to
With reference back to the USB charger D− pin and D+ layouts illustrated in
The detection process of
Also in this exemplary process in
The apparatuses and methods to distinguish proprietary, non-floating and floating USB chargers for regulating charging current according to aspects disclosed herein may be provided in or integrated into any processor-based device. Examples, without limitation, include a set top box, an entertainment unit, a navigation device, a communications device, a fixed location data unit, a mobile location data unit, a mobile phone, a cellular phone, a computer, a portable computer, a desktop computer, a personal digital assistant (PDA), a monitor, a computer monitor, a television, a tuner, a radio, a satellite radio, a music player, a digital music player, a portable music player, a digital video player, a video player, a digital video disc (DVD) player, and a portable digital video player.
In this regard,
Other master and slave devices can be connected to the system bus 186. As illustrated in
The CPU(s) 180 may also be configured to access the display controller(s) 196 over the system bus 186 to control information sent to one or more displays 202. The display controller(s) 196 sends information to the display(s) 202 to be displayed via one or more video processors 204, which process the information to be displayed into a format suitable for the display(s) 206. The display(s) 206 can include any type of display, including but not limited to a cathode ray tube (CRT), a liquid crystal display (LCD), a plasma display, etc.
Those of skill in the art will further appreciate that the various illustrative logical blocks, modules, circuits, and algorithms described in connection with the aspects disclosed herein may be implemented as electronic hardware, instructions stored in memory or in another computer-readable medium and executed by a processor or other processing device, or combinations of both. The master devices, and slave devices described herein may be employed in any circuit, hardware component, integrated circuit (IC), or IC chip, as examples. Memory disclosed herein may be any type and size of memory and may be configured to store any type of information desired. To clearly illustrate this interchangeability, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. How such functionality is implemented depends upon the particular application, design choices, and/or design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
The various illustrative logical blocks, modules, and circuits described in connection with the aspects disclosed herein may be implemented or performed with a processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.
The aspects disclosed herein may be embodied in hardware and in instructions that are stored in hardware, and may reside, for example, in Random Access Memory (RAM), flash memory, Read Only Memory (ROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), registers, a hard disk, a removable disk, a CD-ROM, or any other form of computer readable medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a remote station. In the alternative, the processor and the storage medium may reside as discrete components in a remote station, base station, or server.
It is also noted that the operational steps described in any of the exemplary aspects herein are described to provide examples and discussion. The operations described may be performed in numerous different sequences other than the illustrated sequences. Furthermore, operations described in a single operational step may actually be performed in a number of different steps. Additionally, one or more operational steps discussed in the exemplary aspects may be combined. It is to be understood that the operational steps illustrated in the flow chart diagrams may be subject to numerous different modifications as will be readily apparent to one of skill in the art. Those of skill in the art will also understand that information and signals may be represented using any of a variety of different technologies and techniques. For example, data, instructions, commands, information, signals, bits, symbols, and chips that may be referenced throughout the above description may be represented by voltages, currents, electromagnetic waves, magnetic fields or particles, optical fields or particles, or any combination thereof.
The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples and designs described herein, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Remple, Terrence Brian, Patnaik, Devdutt, Choi, Jay Yu Jae, Kulkarni, Ameya, Hamidi, Madjid Abdul
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
9201480, | Dec 23 2010 | Microchip Technology Incorporated | Method and system for determining an arbitrary charging protocol in USB charging ports |
20100219790, | |||
20120119696, | |||
20120198101, | |||
20120210146, | |||
20120242282, | |||
20130082644, | |||
20130154547, | |||
20140070791, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 10 2014 | Qualcomm Incorporated | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Date | Maintenance Schedule |
Aug 09 2019 | 4 years fee payment window open |
Feb 09 2020 | 6 months grace period start (w surcharge) |
Aug 09 2020 | patent expiry (for year 4) |
Aug 09 2022 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 09 2023 | 8 years fee payment window open |
Feb 09 2024 | 6 months grace period start (w surcharge) |
Aug 09 2024 | patent expiry (for year 8) |
Aug 09 2026 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 09 2027 | 12 years fee payment window open |
Feb 09 2028 | 6 months grace period start (w surcharge) |
Aug 09 2028 | patent expiry (for year 12) |
Aug 09 2030 | 2 years to revive unintentionally abandoned end. (for year 12) |