A magnetic logic cell includes a first electrode portion, a magnetic portion arranged on the first electrode, the magnetic portion including an anti-ferromagnetic material or a ferrimagnetic material, a dielectric portion arranged on the magnetic portion, and a second electrode portion arranged on the dielectric portion.
|
1. A method for fabricating a logic cell, the method comprising:
depositing and patterning a layer of conductive material on a substrate to define a first electrode;
depositing a first layer of anti-ferromagnetic material or ferrimagnetic material directly on the electrode;
depositing a dielectric material layer over the first layer of anti-ferromagnetic material or ferrimagnetic material;
patterning the first layer of anti-ferromagnetic material or ferrimagnetic material and the dielectric material layer to define a magnetic portion and a dielectric portion of the cell; and
forming a second electrode portion in contact with the dielectric material layer;
wherein the first layer of anti-ferromagnetic material or ferrimagnetic material includes a first sublayer formed of rare earth ions and a second sublayer of formed of transition metal ions directly contacting the first sublayer, wherein the first and second layers are antiferromagnetically coupled so that moments of the first and second sublayers point towards opposite directions and have equal and opposite moments.
2. The method of
|
This application is a divisional application of the legally related U.S. Ser. No. 13/761,792 filed Feb. 7, 2013, the contents of which are incorporated by reference herein in their entirety.
This invention was made with government support under contract number N66001-11-14110 awarded by Defense Advanced Research Projects Agency. The government may have certain rights in the invention.
The present invention relates generally to method and devices involving magnetic logic devices, and more specifically, to methods and devices involving electrostatically controlled magnetic logic devices.
The ferromagnetic portion 104 is shown with a number of arrows indicating the direction of the magnetic moment of the atoms arranged in the ferromagnetic portion 104. When a voltage (V1) is applied to the second electrode 108, the arrows are shown orientated in a first direction. The application of the voltage V1 to the second electrode affects a junction region 101 of the ferrimagnet portion 104 that is operative to impart a change in the electromagnetic energy in the system. This change results in the orientation of the atomic magnetic moment spins of the atoms in the ferromagnetic portion 104 as shown.
According to an embodiment of the present invention, a magnetic logic cell includes a first electrode portion, a magnetic portion arranged on the first electrode, the magnetic portion including an anti-ferromagnetic material or a ferrimagnetic material, a dielectric portion arranged on the magnetic portion, and a second electrode portion arranged on the dielectric portion.
According to another embodiment of the present invention, a magnetic logic cell includes a first electrode portion, a magnetic portion arranged on the first electrode, the magnetic portion including a first layer of anti-ferromagnetic material or ferrimagnetic material, a dielectric portion arranged on the magnetic portion, and a second electrode portion arranged on the dielectric portion.
According to yet another embodiment of the present invention, a magnetic logic cell includes a first electrode portion, a magnetic portion arranged on the first electrode, the magnetic portion including a first layer of anti-ferromagnetic or ferrimagnetic material disposed on the first electrode, a dielectric portion arranged on the magnetic portion, and a second electrode portion arranged on the dielectric portion.
According to another embodiment of the present invention, a method for fabricating a magnetic logic cell includes depositing and patterning a layer of conductive material on a substrate to define a first electrode, depositing a first layer of anti-ferromagnetic or ferrimagnetic material disposed on the first electrode, depositing a dielectric material layer over the first layer of magnetic material, patterning the first layer of magnetic material, and the dielectric material layer to define a magnetic portion and a dielectric portion of the cell, and forming a second electrode portion in contact with the dielectric material layer.
According to another embodiment of the present invention, a method for fabricating a magnetic logic cell includes depositing and patterning a layer of conductive material on a substrate to define a first electrode, depositing a dielectric material layer over the first electrode, depositing a first layer of anti-ferromagnetic or ferrimagnetic material on the dielectric material layer, patterning the first layer of magnetic material, and the dielectric material layer to define a magnetic portion and a dielectric portion of the cell, and forming a second electrode portion in contact with the first layer of ferrimagnetic material.
Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
Computational schemes based on the switching of magnetic moment (spintronics) used in magnetic logic cells may be controlled using lower voltages than the voltages used in complementary metal oxide semiconductor (CMOS) based memory/logic devices. The voltage control of some devices may be less than one volt, which facilitates the use of higher clock speeds in processors. The use of devices based on ferromagnetic materials provides a low voltage control solution, however previous ferromagnetic devices have exhibited a relatively slow state switching speed (e.g., 0.5 nanoseconds). The low switching speeds are undesirable. The exemplary embodiments described below provide a device having a relatively fast switching speed with out-of-plane to in-plane reversal as fast or potentially faster than 10 ps. The exemplary embodiments include logic cells that include layers of antiferromagnets and ferrimagnets that affect a low-energy and fast voltage induced control using anisotropy control and magnetization switching.
The first and second conductive electrode portions 302 and 308 may include any suitable conductive material such as, for example, Al, Au, Ag, Pt, Pd, Ti, Ta, Ru or Cu and so on. The ferrimagnetic (or antiferromagnetic) portion 304 is illustrated with arrows that indicate the direction of the magnetic moment of the atoms that are arranged in the ferrimagnetic (or antiferromagnetic) portion 304. In the illustrated embodiment, a first voltage V1 is applied to the second conductive electrode portion 308 such that the magnetic orientation of the ferrimagnetic (or antiferromagnetic) portion 304 is shown “in plane” however, the orientation of the spins are in opposing directions. In this regard, the sum of the vectors representing the orientation of the magnetic moments is approximately zero or close to zero. The ferrimagnetic (or antiferromagnetic) portion 304 may include, for example, an alloy material such as, for example Tb1-xFex, Gd1-xFex, Dy1-xFex, Tb1-x-yFexCoy Gd1-x-yFexCoy, Dy1-x-yFexCoy more generally materials containing rare earth metals and magnetic transition metals elements, in which the magnetic sublattice of rare earth ions and the one formed by the Transition metal ions are antiferromagnetically coupled so that the moment of the two sublattices are pointing towards opposite directions. Moment compensation is reached when the two sublattices have equal but opposite moments.
The combination of the transition metal and the rare earth in the ferrimagnetic (or antiferromagnetic) portion 304 result in a small (zero or near zero) moment. Thus, at a given applied voltage, the ferrimagnetic (or antiferromagnetic) portion 304 undergoes a higher effective field (electric and magnetic) as compared to devices having ferromagnets. Each sublattice is subjected to the exchange field (orientated in an opposing direction to an adjacent sublattice) of the adjacent sublattice. The additional field appears to increase the damping rate and provides for faster magnetization dynamics. The effect provides very fast reversal of the magnetization of the MRAM device 300 with voltage-induced anisotropy modulation at the interface 301 of the dielectric portion 306 and the ferrimagnetic (or antiferromagnetic) portion 304.
The application of the voltage to the top electrode 108 induces an electric field across the dielectric in region 106 and results in a change in the carrier concentration of the interfacial region 101 thereby changing the contribution of this region to the overall magnetic anisotropy of the magnetic film 104. This results in a rotation of the magnetic moments on each atomic site of the region 104. The anisotropy axis defines the energetically favorable direction for the magnetic moments of a given material when no magnetic field is applied to portion 304 and interfacial anisotropies form region 301. (This includes the contribution from the bulk and the surface/interface, or portion 301, of the given material with the dielectric portion 306, the magnetic moment direction is the sum or total contributions of both bulk anisotropies from portion 304 and surface anisotropies from portion 301, the latter interfacial contribution may be modulated with the electric field, hence the magnetic moment of portion 304 and 301 can be rotated when the surface anisotropy represents more than 50% of the total anisotropy (bulk+interface) which is the case only of very thin magnetic layers of less than 20 Å).
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, element components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
The flow diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.
Worledge, Daniel C., Butler, William H., Gajek, Marcin J.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
6839273, | Dec 25 2002 | Matsushita Electric Industrial Co., Ltd. | Magnetic switching device and magnetic memory using the same |
7283386, | Dec 22 2004 | Korea Advanced Institute of Science and Technology | Voltage-controlled magnetization reversal writing type magnetic random access memory device and method of writing and reading information using the same |
7750390, | Jan 17 2006 | Kabushiki Kaisha Toshiba | Spin fet and spin memory |
7860351, | Mar 25 2005 | Sony Corporation | Spin-injection magnetoresistance effect element |
7965543, | Apr 30 2009 | Everspin Technologies, Inc. | Method for reducing current density in a magnetoelectronic device |
8098514, | Sep 26 2007 | Kioxia Corporation | Magnetoresistive element and magnetic memory |
20020024781, | |||
20020177013, | |||
20030062975, | |||
20090080239, | |||
20100302690, | |||
20110049659, | |||
20110068825, | |||
20110133149, | |||
20120012955, | |||
20130146996, | |||
20140217524, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 03 2012 | BUTLER, WILLIAM H | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034840 | /0722 | |
Dec 03 2012 | BUTLER, WILLIAM H | The Board of Trustees of the University of Alabama | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034840 | /0722 | |
Feb 04 2013 | GAJEK, MARCIN J | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034840 | /0722 | |
Feb 04 2013 | WORLEDGE, DANIEL C | International Business Machines Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034840 | /0722 | |
Feb 04 2013 | GAJEK, MARCIN J | The Board of Trustees of the University of Alabama | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034840 | /0722 | |
Feb 04 2013 | WORLEDGE, DANIEL C | The Board of Trustees of the University of Alabama | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034840 | /0722 | |
Jan 29 2015 | International Business Machines Corporation | (assignment on the face of the patent) | / | |||
Jan 29 2015 | The Board of Trustees of the University of Alabama | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Sep 22 2020 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Sep 22 2020 | M1554: Surcharge for Late Payment, Large Entity. |
Oct 14 2024 | REM: Maintenance Fee Reminder Mailed. |
Date | Maintenance Schedule |
Feb 21 2020 | 4 years fee payment window open |
Aug 21 2020 | 6 months grace period start (w surcharge) |
Feb 21 2021 | patent expiry (for year 4) |
Feb 21 2023 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 21 2024 | 8 years fee payment window open |
Aug 21 2024 | 6 months grace period start (w surcharge) |
Feb 21 2025 | patent expiry (for year 8) |
Feb 21 2027 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 21 2028 | 12 years fee payment window open |
Aug 21 2028 | 6 months grace period start (w surcharge) |
Feb 21 2029 | patent expiry (for year 12) |
Feb 21 2031 | 2 years to revive unintentionally abandoned end. (for year 12) |