A thin film structure includes a metal seed layer, and a method of forming an oxide thin film on a conductive substrate by using the metal seed layer is disclosed. The thin film structure includes a transparent conductive substrate, a metal seed layer that is deposited on the transparent conductive substrate, and a metal oxide layer that is deposited on the metal seed layer.
|
1. A thin film structure comprising:
a substrate including a transparent conductive material;
a metal seed layer directly on the substrate, the metal seed layer being a single phase layer; and
a metal oxide layer directly on the metal seed layer, a breakdown voltage of the metal oxide layer being higher than a breakdown voltage of the metal oxide layer when no metal seed layer is on the substrate;
wherein the substrate is a single phase substrate, the substrate and the metal oxide layer not including a common metal; and
wherein the substrate includes at least one of indium tin oxide (ITO), indium zinc oxide (IZO), antimony tin oxide (ATO), aluminum (Al)-doped zinc oxide (AZO), and zinc tin oxide (ZTO).
6. A method of forming an oxide thin film, the method comprising:
preparing a substrate including a transparent conductive inorganic material;
depositing a metal seed layer directly on the substrate, the metal seed layer being a single phase layer; and
depositing a metal oxide layer directly on the metal seed layer, a breakdown voltage of the metal oxide layer being higher than a breakdown voltage of the metal oxide layer when no metal seed layer is on the substrate;
wherein the substrate is a single phase substrate, the substrate and the metal oxide layer not including a common metal; and
wherein the substrate includes at least one of indium tin oxide (ITO), indium zinc oxide (IZO), antimony tin oxide (ATO), aluminum (Al)-doped zinc oxide (AZO), and zinc tin oxide (ZTO).
2. The thin film structure of
3. The thin film structure of
4. The thin film structure of
5. The thin film structure of
7. The method of
8. The method of
9. The method of
11. The method of
12. The method of
|
This application claims priority from Korean Patent Application No. 10-2014-0000837, filed on Jan. 3, 2014, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
1. Field
At least one example embodiment relates to thin film structures including a metal seed layer and/or methods of forming an oxide thin film on a transparent conductive substrate by using the metal seed layer.
2. Description of the Related Art
In general, a transparent device uses, as an electrode, a conductive thin film formed of a transparent conductive inorganic material, such as indium tin oxide (ITO). In order to manufacture a logic device such as a transistor by using a transparent conductive thin film, an oxide film is typically formed on the transparent conductive thin film. However, it is generally difficult to form the oxide film having characteristics that are required by the logic device on a surface of the transparent conductive thin film such as an ITO thin film. For example, when an oxide film is deposited on a surface of an ITO thin film by using atomic layer deposition (ALD), it is difficult to apply the oxide film that is deposited on the surface of the ITO thin film to a logic device because the oxide film has a low breakdown voltage.
At least one example embodiment relates to thin film structures including a metal seed layer, and/or methods of forming an oxide thin film on a transparent conductive substrate by using the metal seed layer.
Additional example embodiments will be set forth in part in the description which follows and, in part, will be apparent from the description, or may be learned by practice of the example embodiments.
According to at least one example embodiment, a thin film structure includes a substrate that includes a transparent conductive material, a metal seed layer that is deposited on the substrate, and a metal oxide layer that is deposited on the metal seed layer.
The substrate may include indium tin oxide (ITO), indium zinc oxide (IZO), antimony tin oxide (ATO), aluminum (Al)-doped zinc oxide (AZO), or zinc tin oxide (ZTO).
The metal seed layer may include at least one of aluminum (Al), titanium (Ti), chromium (Cr), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), zinc (Zn), palladium (Pd), platinum (Pt), gold (Au), and silver (Ag). A thickness of the metal seed layer may be equal to or less than 5 nm.
The metal oxide layer may include B2O3, BxPyOz, Al2O3, AlxSiyOz, AlxCryOz, SiO2, SixAlyOz, SixTiyOz, POx, TiO2, TixSiyOz, VOx, CrOx, CrxAlyOz, FeOx, ZnO, GeO2, SnO2, Ta2O5, CoOx, CuO, NiO, Ga2O3, SrO, Y2O3, ZrO2, ZrxAlyOz, ZrxTiyOz, Nb2O5, RuO, In2O3, Sb2O4, La2O3, CeO2, PrOx, Nd2O3, Sm2O3, Eu2O3, Gd2O3, Dy2O3, Ho2O3, Er2O3, Tm2O3, Lu2O3, HfO2, HfxAlyOz, HfxSiyOz, HfxTiyOz, WO3, or BiOx.
According to at least one example embodiment, a method of forming an oxide thin film includes preparing a substrate that includes a transparent conductive inorganic material, depositing a metal seed layer on the substrate, and depositing a metal oxide layer on the metal seed layer.
The metal seed layer may be formed to a thickness that is equal to or less than 5 nm. The metal seed layer may be deposited by using physical vapor deposition (PVD), chemical vapor deposition (CVD), or atomic layer deposition (ALD).
The metal oxide layer may be deposited by using ALD. The metal oxide layer may be formed to a thickness that is equal to or less than tens of nm. The metal oxide layer may be formed at a temperature ranging from about 15° C. to about 1500° C.
The metal oxide layer may be formed by using PVD or CVD.
These and/or other example embodiments will become apparent and more readily appreciated from the following description of the example embodiments, taken in conjunction with the accompanying drawings in which:
At least one example embodiment will be described more fully with reference to the accompanying drawings, in which example embodiments are shown. The example embodiments may, however, be embodied in many different forms and should not be construed as being limited to the examples set forth herein; rather these example embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the inventive concepts to one of ordinary skill in the art. In the drawings, like reference numerals denote like elements, and sizes or thicknesses of elements may be exaggerated for clarity. A material of each layer in the following embodiments is an example, and thus other materials may be used. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items. Expressions such as “at least one of,” when preceding a list of elements, modify the entire list of elements and do not modify the individual elements of the list.
It will be understood that when an element is referred to as being “on,” “connected” or “coupled” to another element, it can be directly on, connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly on,” “directly connected” or “directly coupled” to another element, there are no intervening elements present. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items. Further, it will be understood that when a layer is referred to as being “under” another layer, it can be directly under or one or more intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.
It will be understood that, although the terms “first”, “second”, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another element, component, region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of example embodiments.
In the drawing figures, the dimensions of layers and regions may be exaggerated for clarity of illustration. Like reference numerals refer to like elements throughout. The same reference numbers indicate the same components throughout the specification.
Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the example term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Example embodiments are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures) of example embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, example embodiments should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle will, typically, have rounded or curved features and/or a gradient of implant concentration at its edges rather than a binary change from implanted to non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation takes place. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of example embodiments.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which example embodiments belong. It will be further understood that terms, such as those defined in commonly-used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein. As used herein, expressions such as “at least one of,” when preceding a list of elements, modify the entire list of elements and do not modify the individual elements of the list.
Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. In this regard, the present embodiments may have different forms and should not be construed as being limited to the descriptions set forth herein. Accordingly, the embodiments are merely described below, by referring to the figures, to explain example embodiments of the present description.
Referring to
Referring to
Referring to
The metal seed layer 120 may be uniformly deposited on a surface of the substrate 110 without a change in a surface roughness of the metal seed layer 120 with respect to the surface roughness of the substrate 110. For example, when a Ni seed layer is deposited at a thickness of about 3 nm by using e-beam evaporation on a surface of an ITO substrate having a root mean square (RMS) surface roughness of 1.51 nm, the measured RMS surface roughness of the deposited Ni seed layer is about 1.56 nm. When an Al seed layer is deposited at a thickness of about 3 nm by using e-beam evaporation on a surface of an ITO substrate having an RMS surface roughness of 1.51 nm, the measured RMS surface roughness of the deposited Al seed layer is about 1.55 nm. Also, when a Pt seed layer is deposited at a thickness of about 3 nm by using e-beam evaporation on a surface of an ITO substrate having an RMS surface roughness of 1.51 nm, the measured RMS surface roughness of the deposited Pt seed layer is about 1.91 nm. Accordingly, even when a metal seed layer is deposited on a surface of a transparent conductive substrate, such as an ITO substrate, a surface roughness is hardly changed between the metal seed layer 120 and the substrate 110, and the metal seed layer is uniformly deposited.
Referring to
According to at least one example embodiment, the metal seed layer 120 is deposited on the substrate 110 that includes the transparent conductive inorganic material, and the metal oxide layer 130 is formed on the metal seed layer 120. The metal oxide layer 130 that is deposited on the metal seed layer 120 may have a breakdown voltage that is about two times greater than a breakdown voltage of a metal oxide layer that is directly deposited on the substrate 110 that includes the transparent conductive inorganic material. Since the thin film structure including the metal oxide layer 130 on the metal seed layer 120 may have appropriate breakdown voltage characteristics, the thin film structure may be applied to any of various electronic devices such as a logic device.
Referring to
According to the one or more example embodiments, a metal seed layer is deposited on a transparent conductive substrate, and a metal oxide layer is formed on the metal seed layer. As such, the metal oxide layer that is deposited on the metal seed layer may have a breakdown voltage that is greater than the breakdown voltage of a metal oxide layer that is directly deposited on a transparent conductive substrate. Accordingly, the metal seed layer that is deposited on the transparent conductive substrate and a thin film structure including a metal oxide may have appropriate breakdown voltage characteristics, and thus may be applied to any of various electronic devices including a logic device. While one or more example embodiments have been described with reference to the figures, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the example embodiments as defined by the following claims.
Lee, Jae-Ho, Park, Seong-Jun, Shin, Hyeon-Jin, Jeong, Seong-jun
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5563000, | Mar 11 1994 | Eastman Kodak Company | Multilayer magnetooptic recording media |
6221520, | Jul 26 1996 | Asahi Glass Company Ltd | Transparent conductive film and process for forming a transparent electrode |
6420032, | Mar 17 1999 | SABIC INNOVATIVE PLASTICS IP B V | Adhesion layer for metal oxide UV filters |
7589464, | Mar 01 2005 | Sharp Kabushiki Kaisha | Nanotip electrode electroluminescence device with contoured phosphor layer |
8354336, | Jun 22 2010 | GLOBALFOUNDRIES Inc | Forming an electrode having reduced corrosion and water decomposition on surface using an organic protective layer |
20090126791, | |||
20100051903, | |||
20110221061, | |||
20130157070, | |||
KR20120126245, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 17 2014 | SHIN, HYEON-JIN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033366 | /0604 | |
Jul 17 2014 | PARK, SEONG-JUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033366 | /0604 | |
Jul 17 2014 | LEE, JAE-HO | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033366 | /0604 | |
Jul 17 2014 | JEONG, SEONG-JUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 033366 | /0604 | |
Jul 22 2014 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Sep 03 2020 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 28 2024 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 14 2020 | 4 years fee payment window open |
Sep 14 2020 | 6 months grace period start (w surcharge) |
Mar 14 2021 | patent expiry (for year 4) |
Mar 14 2023 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 14 2024 | 8 years fee payment window open |
Sep 14 2024 | 6 months grace period start (w surcharge) |
Mar 14 2025 | patent expiry (for year 8) |
Mar 14 2027 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 14 2028 | 12 years fee payment window open |
Sep 14 2028 | 6 months grace period start (w surcharge) |
Mar 14 2029 | patent expiry (for year 12) |
Mar 14 2031 | 2 years to revive unintentionally abandoned end. (for year 12) |