An improved memory module and method of manufacture are presented. The memory module takes on the same outer dimensions as conventional memory cards. The memory module includes an integrated circuit and a conductor encased within molded resin. The conductor can be taken from a tape or a lead frame, and can include bumps or wires extending from the conductor to corresponding bonding pads on the integrated circuit. The bonded integrated circuit can thereafter be placed within a cavity formed inside a mold housing, where resin may be injected to form the memory module. The conductor can also be shaped so as to extend on multiple planes from the connection point on or near the bonding pad to an edge connector residing near one edge only of the memory module. The conductor is thereby connected to the integrated circuit and provides slide-in, releasable coupling to a receptor.
|
1. A memory module, comprising:
a plurality of conductors, each of which have opposed first and second ends;
a stacked pair of integrated circuits connected directly to the first end of each of the plurality of conductors; and
a molded resin encasing the stacked integrated circuits and having a first outer planar surface along which a lateral surface of the plurality of conductors partially extends to the respective second ends so that all conductors terminate in a single row substantially flush with a second outer planar surface approximately perpendicular to the first outer surface.
14. A method for forming a memory module, comprising:
coupling an integrated circuit to at least one of a plurality of conductors all conductors extending substantially parallel to each other and in a single direction laterally from the integrated circuit along two planes substantially parallel with a plane formed by the integrated circuit;
securing the plurality of conductors between a pair of mold housings, each of which have a cavity that surrounds opposed surfaces of the integrated circuit absent any structure between the coupled integrated circuit and the pair of mold housings; and
inserting resin between the pair of mold housings.
2. The memory module as recited in
3. The memory module as recited in
4. The memory module as recited in
5. The memory module as recited in
6. The memory module as recited in
7. The memory module as recited in
8. The memory module as recited in
10. The memory module as recited in
11. The memory module as recited in
12. The memory module as recited in
13. The memory module as recited in
15. The method as recited in
16. The method as recited in
17. The method as recited in
18. The method as recited in
19. The method as recited in
20. The method as recited in
|
1. Field of the Invention
This invention relates to integrated circuit packaging and, more particularly, to semiconductor memory encased within a molded resin to form a memory module having edge connectors aligned substantially within a row near the edge of the module. The edge connectors are configured as substantially planar pads extending along an outer surface of the module, where the outer, exposed surface of the edge connectors frictionally contact against an outer surface of corresponding pads arranged within a receptor. The receptor thereby receives the memory module dimensioned according to standards adopted by compact flash card, smart media card, flash path card, multimedia card and secure digital card manufacturers, including the standardized dimensions offered by JEIDA and PCMCIA, for example.
2. Description of the Related Art
The following descriptions and examples are not admitted to be prior art by virtue of their inclusion within this section.
An electronic system is typically known as any device that can receive, transmit, and process electronic signals. Examples of popular electronic systems include the personal computer, personal digital assistant (PDA), digital camera, or any other electronic-based appliance used in a consumer setting. A commonality among all electronic systems is that they employ an interconnection of one or more circuits. Depending on the amount of integration, the circuits can be formed on a single monolithic substrate, often a silicon substrate, henceforth referred to as an integrated circuit.
Typical electronic systems use one or more integrated circuits connected to each other by conductors. Thus, circuits within one integrated circuit can communicate with circuits within another integrated circuit. In order to protect the functionality of the circuits, each integrated circuit is often placed in a package which seals the integrated circuit from the environment. In addition to it being used to protect an integrated circuit, a package can also help distribute signals sent to and from the integrated circuit and, depending on the materials used, the package may also help dissipate heat that occurs during operation of the integrated circuit.
There are numerous types of integrated circuit packages, basically categorized as either ceramic packages or plastic packages. Ceramic packages surround the encased integrated circuit with air, while plastic packages generally employ a resin that fills the space between the integrated circuit and the surrounding package. Plastic packages are often less expensive than ceramic packages. Regardless of whether ceramic or plastic is used, there are numerous package configurations and lead arrangements extending from the package. The leads serve to communicate signals to and from the integrated circuit and, thus, are electrically connected to corresponding bonding pads on the integrated circuit in one of possibly three ways: wire bonds, Tape-Automated Bonding (TAB), or flip-chip. Each of these arrangements are relatively well-known and are used in differing applications based on cost constraints and the density of the integrated circuit bonding pads.
Once the integrated circuit is bonded to the leads and a package is formed about the integrated circuit, the matter of connecting one packaged integrated circuit to another packaged integrated circuit generally involves a printed circuit board or “card.” A card is a rigid, substantially planar backbone element that employs one or more layers of trace conductors separated by a dielectric. The trace conductors extend along one ore more of the conductive layers and, through vias, connect leads of one integrated circuit to leads of another integrated circuit. The printed circuit board can have plated-through holes to accommodate downward extending leads of a packaged integrated circuit, or can simply have a square or rectangular pad on which planar surfaces of the packaged integrated circuit leads can be surface-mounted. The card serves not only to interconnect signals between integrated circuits, but also provides mechanical support for multiple integrated circuits arranged within a chassis of the electronic system. The card thereby suffices to arrange the bonded integrated circuits a spaced distance from each other within the confines of the chassis.
There are numerous ways in which to configure a card and the integrated circuits bonded to that card. For example,
Memory card 10 can, therefore, be inserted into a receptor 22 that is electrically connected to, for example, another card 24. Like card 10, card 24 may also contain printed conductors and one or more integrated circuits 26 interconnected with each other on a surface of card 24. However, distinguishable from card 24, card 10 is used for a specific purpose that can be universally applied to an electronic system, and is obtainable from numerous vendors in the memory technology sector. Card 10 is therefore a memory card, and utilizes edge connectors 12 that can be frictionally engaged with conductive elements 28 arranged within receptor 22. Connectors 12 are designed to be releasibly inserted into receptor 22.
Shown in
In addition to the printed circuit board (or card) on which memory 30b, memory controller 30a, and capacitors 34 are secured, card 10 can also take on a covering 36 which surrounds and protects the integrated circuits and capacitors mounted to card 10. Formed as part of covering 36 is a tab or switch 38 that, when moved, prevents a write operation to the memory integrated circuit. Switch 38 thereby suffices to “write protect” memory card 10. Any signals sent to edge conductors 12 intended to be written onto the storage elements of memory 30b will be prevented from being stored therein if switch 38 is activated. Activation can occur simply by moving switch 38 from one position to another along the sidewall surface of card 10.
The memory card 10 shown in the configuration of
At present there are numerous types of memory cards having the aforesaid characteristics. Popular such memory cards include: Sony's memory stick, compact flash, smart media, PC cards, flash path, multimedia cards and secure digital. All of the well-known memory cards typically have both a memory controller and non-volatile memory mounted on the card itself, or have the controller form a part of the memory interface, all of which are interconnected to the edge connectors. In order to be usable in multiple electronic systems made by different manufacturers, the industry has imposed a standard on the size of many memory cards. For example, Personal Computer Memory Card International Association (PCMCIA) or Japanese Electronic Industry Development Association (JEIDA) implemented a standard dimension for what are dubbed as Type I, Type II or Type III cards. A Type I memory card measures approximately 2.126×3.37 inches, and is approximately 3.3 mm thick. A Type II memory card is approximately 5.0 mm thick, yet has the same length and width measurements as the Type I card. Under development is a further standard, known as Type III memory card, which is slated to be approximately 10.5 mm thick. All such types of cards are approximately 3.3 mm thick along their guide rails so thinner cards can fit newer, thicker slots. The Type I, Type II, and Type III memory cards are oftentimes referred to as PC cards since the memory cards are sometimes used as a slide-in memory for a personal computer. In addition, multimedia memory cards and secure digital memory cards are often dimensioned 32 mm×24 mm, with a thickness of 1.4 mm or 2.1 mm, respectively. A smart media card is, however, made approximately 45 mm×37 mm, with a thickness of about 0.70-0.88 mm.
Regardless of whether the memory card is dimensioned according to PCMCIA or JEIDA standards, or is dimensioned as a multimedia card, a secure digital card, a compact flash card, a smart media card or a flash path card, the memory card is one that must fit in a receptor specifically designed to receive a memory card manufactured by one of numerous manufacturers. Additionally, the memory card is considerably larger than a conventional packaged integrated circuit, which generally has no defined outer dimension since a packaged integrated circuit does not bear edge connectors placed only at one edge of the integrated circuit package for slide engagement into a receptor of an electronic system. Such systems include digital cameras, laptap computers, handheld PDAs that often have a slot to receive additional memory afforded by the memory card. The secure digital memory card can have a mechanical switch mounted on the outer covering to prevent writing of data to the integrated circuit. Various other memory cards may or may not have such a switch.
It would be desirable to be able to manufacture a memory card using a conventional edge connector arrangement employed by memory cards, and dimensioned according to standards used by legacy memory card manufacturers. The desired memory card would, however, avoid using a printed circuit board or card for electrical routing or as a backbone for mechanical stability. The desired memory card could be classified as a memory module made of less expensive materials and in less time than conventional memory cards. The desired memory module avoids the most expensive component of a memory card by eliminating the cost and lead time needed to form package material about an integrated circuit, form printed conductors upon and within a card, and form the connection between leads of the integrated circuit and printed conductors upon (or within) the card.
The problems outlined above are in large part solved by a memory module having the dimensions and characteristics of a conventional memory card absent the expense and time in making such a card. The memory module is dimensioned the same as conventional memory cards and functions similar to conventional memory cards, yet can be readily manufactured using essentially a two-step process: mount an un-packaged integrated circuit onto printed conductors absent a mechanical support of a card, and then encase the leads in a material configured according to a conventional memory card standard dimensions.
The memory module uses an integrated circuit that embodies the memory circuits, the memory controller, and any capacitive elements needed to decouple signal lines on a single monolithic substrate. The first step in processing the memory module entails bonding conductors to bonding pads of the integrated circuit similar to techniques used to bond leads to the integrated circuit when forming a packaged integrated circuit. However, instead of merely packaging the integrated circuit, the bonded conductors can then be encased within an encapsulate that has an outside dimension similar to conventional memory cards. The edge connectors attributable to a memory card are arranged in similar fashion on the memory module, where the conductors serve not only to connect to the integrated circuit bonding pads, but also a portion of each conductor is presented as a substantially planar surface (i.e., pad) that forms the corresponding edge connector.
According to one embodiment, a plurality of conductors form the edge connectors and receptors for coupling to corresponding bondings pads. The conductors therefore are used to connect electrical signals sent to and from the bonding pads via the edge connectors. Thus, a first end of each of the plurality of conductors are connected to corresponding bonding pads, and a second end of each of conductor is shaped similar to edge connectors of a conventional memory card. Unlike conventional integrated circuit packaging, the present plurality of conductors extend only in one direction from the integrated circuit, thereby, forming a row of second ends near an edge of the memory module. The second ends of the plurality of conductors extend flush with, or possibly extend slightly above or below, the outer surface of the memory module so that, when inserted into a receptor, the second ends which comprise the edge connectors, will be retained only in surface contact with a corresponding planar conductive surfaces within the receptor. The second ends therefore have a planar outer surface that releasibly contacts with a corresponding planar outer surface of conductive elements within the receptors so that the memory module can be slid into and be removed (i.e., released) from the receptor. Meanwhile, the second ends maintain electrical communication with the conductive elements so that the memory module communicates with the electronic system.
The plurality of conductors can be fingers extending into an opening created within a conductive tape or lead frame. The fingers therefore form a part of the tape or the lead frame used in TAB or wire bond processes, respectively. Thus, the first end of one or more of the plurality of conductors can be secured directly to a corresponding bonding pad using, for example, solder bumps placed on the distal end of the TAB fingers. Alternatively, a wire can be imposed between the lead frame post, or “bond finger,” and a bonding pad on the integrated circuit.
If a lead frame is used, the post that is coupled to the bonding pad by a wire bond is specially designed. The post (or conductor) can extend, for example, in two planes whereby a first plane can be above or coplanar with a first portion (or paddle) on which the integrated circuit is secured. A second part of the conductor can be configured parallel to the first plane, and below the first plane such that the post (or conductor) extends along the first plane downward at an angle to the second plane. According to one example, the downward angle is less than ninety degrees, and preferably less than 60 degrees from a horizontal plane. The second part, as well as the angled joinder of the first and second parts is encompassed entirely within the resin. The part of the conductor which occupies the second plane forms the edge connector and, therefore, is brought flush with the outer surface of the memory module. The part that extends along the first plane is dimensioned to receive a wire bond. In this fashion, the conductor or lead frame suffices not only to convey signals to and from the integrated circuit, but also is shaped to extend both within the memory module encapsulate material and outside the encapsulate material.
The memory module can be formed using a simple pair of mold housings, and the integrated circuit purposely avoids having to rest upon any mechanical support other than, for example, a first portion (or “paddle”) of a lead frame. The pair of mold housings will thereby form a cavity which surrounds the TAB-bonded or lead frame-bonded integrated circuit, and liquid resin can be inserted into the cavity. The inner walls of the pair of mold housings which form the cavity are dimensioned as a memory card device with associated width, height, and length configuration of a convention memory card. Thus, the mold cavity is much larger than the silicon substrate of an un-packaged integrated circuit, wherein the mold cavity forms the memory module using flowable encapsulate surrounding solely a lead frame and attached integrated circuit. No intervening card or substrate is needed to support the integrated circuit as in conventional designs where packaged integrated circuits are mounted on a card, or flip-chip secured to a substrate that may be mounted to a card.
Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:
While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.
Turning now to the drawings,
In addition to heat and pressure, other mechanisms may also be used to form the connection in a TAB process. For example, adhesives or carbon-filled silicon rubber may be used between the fingers and bonding pads. This can minimize fatigue on the tape caused by heat and pressure. In addition, the bumps can be made either of a solder-based material or tin-lead composite. Alternatively, the bumps can be made mostly of gold which has a much higher conductivity than aluminum, tin, or lead. All of the various improvements for making tape 46, fingers 44, bumps on fingers 44 or pads 40, and securing fingers to corresponding pads are herein contemplated, provided such improvements effectuate a highly reliable and highly conductive connection between the conductive fingers 44 and circuits within integrated circuit 42.
It may be necessary to have certain active bonding pads arranged on one side of each integrated circuit. Preferably, arranged on the opposing side of the integrated circuit could be dummy bonding pads which have bond capability, yet are not connected to any internal circuitry of the integrated circuit. For example, only one side of an integrated circuit can have active bonding pads, and the other three sides of the integrated circuit can have dummy bonding pads. The dummy bonding pads are necessary only for mechanical and assembly reasons, yet do not serve to communicate with internal circuitry of the integrated circuit.
As shown in
The resin can be made of any inert component that is non-conductive, yet may have some thermal conductive properties. For example, the resin can be made of silicones, phenolics, and bisphenol (epoxy). The resin can also contain various curing agents, hardeners, accelerators, inert fillers, coupling agents, flame-retardants, stress-relief additives, coloring agents, and mold-release agents. In whatever form, resin 66 is injected in liquid form into the cavity between the inward-facing surfaces of mold housings 62. After the liquid resin has had sufficient time to cure, it hardens to the form and dimension of a conventional memory card.
After resin 72 has hardened, a covering 74 can be placed around the hardened resin. For example, covering 74 can be made of plastic which is heat-shrunk to fit the outer dimensions of the resin, or can be glued or welded at the joint between a two-part assembly of the covering. Memory card 70 may, therefore, be formed either with or without covering 74. If covering 74 is present, however, a mechanical switch or tab can be formed within the covering, similar to item 38 shown in FIG. 2. Alternatively, the switch can be snap assembled to slots formed in the resin 72.
Regardless of whether covering 74 is used, the hardened resin can be partially removed to expose an outer surface of conductor 60a. Removal 78 can take place either by back-lapping or etching the molded resin in the select region near the edge of memory module 70. Beneficially, the removal process is employed on the backside surface of the memory module near the forward-leading edge, so that the forward edge can be inserted into a receptor bearing corresponding conductive elements. Alternatively, the molding process can leave the pad areas free of resin by, for example, forming the mold cavity so that a recess can be formed to expose the conductors 60a.
Extending outward from the first portion 82 of lead frame 80 are support arms 84. Support arms 84 thereby secure the position of the first portion 82 relative to a frame 86 which encircles first portion 84. Extending inward from one side of frame 86 is a series of conductors 88. Each conductor 88 includes a first portion 90 and a second portion 92. First portion 90 is relatively thin in upper surface area, while second portion 92 is much wider. Portions 90 and 92 are formed from a single piece of conductive material and extend as an integral piece with items 82, 84 and 86. Thus, support member 84, first portion 82, member 86, and conductors 88 are preferably formed from the same sheet, with each item stamped from that sheet.
It may be desirable that memory module 70 use two or more integrated circuits. For example, one integrated circuit may simply contain the memory storage element, and another integrated circuit be used to contain the memory controller and any decoupling capacitors needed. Alternatively, the first integrated circuit can contain storage elements and a controller, while the second integrated circuit can also contain storage elements and a controller, similar to the first integrated circuit. If, for example, a single integrated circuit does not contain all of the storage elements, controller, and decoupling components, memory module 70 can accommodate one integrated circuit stacked upon another using a die adhesive 91 placed therebetween. The second integrated circuit 42a can be shifted or offset laterally from integrated circuit 42. Alternatively, the second integrated circuit need not be offset if, for example, the second integrated circuit is spaced from the integrated circuit by a spacer that can accommodate wires coupled to the underlying bonding pads. In either instance, measures need be taken to enable a row of bonding pads on the lower integrated circuit to be exposed if, for example, wire bonding is needed. Since only those bonding pads arranged near one side of an integrated circuit are bonded, the second integrated circuit can be placed over the lower integrated circuit possibly offset according to the configuration shown. Wire bonds can emanate from bonding pads of both the upper and lower integrated circuits to corresponding first part 90 of respective conductors 88.
It will be appreciated to those skilled in the art having the benefit of this disclosure that the details provided herein are believed to denote a memory module that can be formed without having to first package an integrated circuit, and then bond leads of the packaged integrated circuit to a printed circuit board or card. The memory module thereby avoids using cards as the backbone of mechanical support and electrical connectivity normally employed in conventional memory cards. The improved memory module can have further modifications and alternative forms to include various aspects of the present invention, as will be apparent to those skilled in art after having reviewed this description. It is intended that the following claims be interpreted to embrace all such modifications and changes and, accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.
Moresco, Larry L., Chhor, Khushrav S.
Patent | Priority | Assignee | Title |
11824036, | Mar 22 2021 | Kioxia Corporation | Semiconductor device |
7145247, | Nov 28 2003 | Renesas Electronics Corporation | Offset-bonded, multi-chip semiconductor device |
7176062, | Sep 19 2001 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Lead-frame method and assembly for interconnecting circuits within a circuit module |
7224052, | Dec 03 1999 | Renesas Electronics Corporation; NEC Electronics Corporation | IC card with controller and memory chips |
7267287, | Dec 03 1999 | Renesas Electronics Corporation; NEC Electronics Corporation | IC card |
7375415, | Jun 30 2005 | SanDisk Technologies LLC | Die package with asymmetric leadframe connection |
7416132, | Jul 17 2003 | SanDisk Technologies LLC | Memory card with and without enclosure |
7485952, | Sep 19 2001 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Drop resistant bumpers for fully molded memory cards |
7538418, | Dec 03 1999 | Renesas Electronics Corporation; NEC Electronics Corporation | IC card |
7547961, | Dec 03 1999 | Renesas Electronics Corporation; NEC Electronics Corporation | IC card with bonding wire connections of different lengths |
7582953, | Aug 07 2006 | Chipmos Technologies Inc.; Chipmos Technologies (Bermuda) Ltd. | Package structure with leadframe on offset chip-stacked structure |
7592691, | Sep 01 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | High density stacked die assemblies, structures incorporated therein and methods of fabricating the assemblies |
7615853, | Sep 12 2006 | Chipmos Technologies Inc.; Chipmos Technologies (Bermuda) Ltd. | Chip-stacked package structure having leadframe with multi-piece bus bar |
7663214, | Jul 25 2005 | Kingston Technology Corporation | High-capacity memory card and method of making the same |
7663246, | Oct 26 2006 | Chipmos Technologies Inc.; Chipmos Technologies (Bermuda) Ltd. | Stacked chip packaging with heat sink structure |
7768110, | Dec 03 1999 | Renesas Electronics Corporation; NEC Electronics Corporation | Nonvolatile memory apparatus |
7786595, | Sep 12 2006 | Chipmos Technologies Inc.; Chipmos Technologies (Bermuda) Ltd. | Stacked chip package structure with leadframe having bus bar |
7816771, | Oct 26 2006 | Chipmos Technologies Inc.; Chipmos Technologies (Bermuda) Ltd. | Stacked chip package structure with leadframe having inner leads with transfer pad |
7864540, | Jul 17 2003 | SanDisk Technologies LLC | Peripheral card with sloped edges |
8018038, | Dec 03 1999 | Renesas Electronics Corporation | IC card with terminals for direct access to internal components |
8072055, | Sep 01 2006 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | High density stacked die assemblies, structures incorporated therein and methods of fabricating the assemblies |
8097495, | Jun 30 2005 | SanDisk Technologies LLC | Die package with asymmetric leadframe connection |
8169061, | Sep 12 2006 | CHIPMOS TECHNOLOGIES INC; ChipMOS Technologies (Bermuda) Ltd | Stacked chip package structure with leadframe having bus bar |
8207603, | Oct 26 2006 | CHIPMOS TECHNOLOGIES INC; ChipMOS Technologies (Bermuda) Ltd | Stacked chip package structure with leadframe having inner leads with transfer pad |
8212347, | Sep 12 2006 | CHIPMOS TECHNOLOGIES INC; ChipMOS Technologies (Bermuda) Ltd | Stacked chip package structure with leadframe having bus bar |
8445297, | Aug 25 2005 | Kingston Technology Corporation | Method of fabricating a chip |
8471374, | Feb 21 2006 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Integrated circuit package system with L-shaped leadfingers |
8692377, | Mar 23 2011 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Integrated circuit packaging system with plated leads and method of manufacture thereof |
8710675, | Feb 21 2006 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Integrated circuit package system with bonding lands |
9142531, | Mar 23 2011 | STATS CHIPPAC PTE LTD | Integrated circuit packaging system with plated leads and method of manufacture thereof |
D685335, | Nov 24 2010 | Applied Materials, Inc. | Substrate support |
Patent | Priority | Assignee | Title |
3414892, | |||
3432827, | |||
4489478, | Sep 29 1981 | Fujitsu Limited | Process for producing a three-dimensional semiconductor device |
4500905, | Sep 30 1981 | Tokyo Shibaura Denki Kabushiki Kaisha | Stacked semiconductor device with sloping sides |
4535424, | Jun 03 1982 | Texas Instruments Incorporated | Solid state three dimensional semiconductor memory array |
4630096, | May 30 1984 | Freescale Semiconductor, Inc | High density IC module assembly |
4672577, | Jun 18 1984 | HIROSHIMA UNIVERSITY | Three-dimensional integrated circuit with optically coupled shared memories |
4710798, | Sep 12 1985 | Nortel Networks Limited | Integrated circuit chip package |
4811082, | Nov 12 1986 | International Business Machines Corporation | High performance integrated circuit packaging structure |
4894707, | Feb 12 1987 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a light transparent window and a method of producing same |
5001539, | Jul 08 1988 | Mitsubishi Denki Kabushiki Kaisha | Multiple layer static random access memory device |
5012323, | Nov 20 1989 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
5089862, | Nov 19 1985 | Monocrystalline three-dimensional integrated circuit | |
5160987, | Oct 26 1989 | International Business Machines Corporation | Three-dimensional semiconductor structures formed from planar layers |
5172214, | Feb 06 1991 | Freescale Semiconductor, Inc | Leadless semiconductor device and method for making the same |
5191405, | Dec 23 1988 | New Energy and Industrial Technology Development Organization | Three-dimensional stacked LSI |
5202754, | Sep 13 1991 | International Business Machines Corporation | Three-dimensional multichip packages and methods of fabrication |
5227338, | Apr 30 1990 | International Business Machines Corporation | Three-dimensional memory card structure with internal direct chip attachment |
5266912, | Aug 19 1992 | Micron Technology, Inc.; Micron Technology, Inc | Inherently impedance matched multiple integrated circuit module |
5283468, | May 30 1988 | Canon Kabushiki Kaisha | Electric circuit apparatus |
5398200, | Nov 26 1992 | Motorola, Inc. | Vertically formed semiconductor random access memory device |
5422435, | May 22 1992 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
5426566, | Sep 30 1991 | International Business Machines Corporation | Multichip integrated circuit packages and systems |
5434745, | Jul 26 1994 | White Microelectronics Div. of Bowmar Instrument Corp. | Stacked silicon die carrier assembly |
5453952, | Apr 23 1991 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having peripheral circuit formed of TFT (thin film transistor) |
5455445, | Jan 21 1994 | Kulite Semiconductor Products, Inc. | Multi-level semiconductor structures having environmentally isolated elements |
5468997, | Jun 10 1991 | NGK Spark Plug Co., Ltd. | Integrated circuit package having a multilayered wiring portion formed on an insulating substrate |
5481090, | Jun 30 1993 | Kansas State University Research Foundation | Sap flow gauge |
5481133, | Mar 21 1994 | United Microelectronics Corporation | Three-dimensional multichip package |
5495398, | May 22 1992 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
5502289, | May 22 1992 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
5523608, | Sep 01 1992 | Sharp Kabushiki Kaisha | Solid state imaging device having a solid state image sensor and its peripheral IC mounted on one package |
5523622, | Nov 24 1992 | Hitachi, Ltd.; Hitachi ULSI Engineering Corp. | Semiconductor integrated device having parallel signal lines |
5523628, | Aug 05 1994 | Hughes Aircraft Company | Apparatus and method for protecting metal bumped integrated circuit chips during processing and for providing mechanical support to interconnected chips |
5552963, | Mar 07 1994 | STAKTEK GROUP L P | Bus communication system for stacked high density integrated circuit packages |
5561622, | Sep 13 1993 | International Business Machines Corporation | Integrated memory cube structure |
5581498, | Aug 13 1993 | TALON RESEARCH, LLC | Stack of IC chips in lieu of single IC chip |
5585675, | May 11 1994 | NORTH SOUTH HOLDINGS INC | Semiconductor die packaging tub having angularly offset pad-to-pad via structure configured to allow three-dimensional stacking and electrical interconnections among multiple identical tubs |
5612570, | Apr 13 1995 | OVID DATA CO LLC | Chip stack and method of making same |
5654220, | Sep 30 1994 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Method of making a stacked 3D integrated circuit structure |
5693552, | Apr 29 1996 | United Microelectronics Corporation | Method for fabricating read-only memory device with a three-dimensional memory cell structure |
5696031, | Nov 20 1996 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice |
5702985, | Jun 26 1992 | OVID DATA CO LLC | Hermetically sealed ceramic integrated circuit heat dissipating package fabrication method |
5703747, | Feb 22 1995 | GLOBALFOUNDRIES Inc | Multichip semiconductor structures with interchip electrostatic discharge protection, and fabrication methods therefore |
5745407, | May 05 1994 | California Institute of Technology | Transistorless, multistable current-mode memory cells and memory arrays and methods of reading and writing to the same |
5780925, | Oct 28 1992 | International Business Machines Corporation | Lead frame package for electronic devices |
5781031, | Nov 21 1995 | International Business Machines Corporation | Programmable logic array |
5796164, | Apr 10 1995 | KULICKE AND SOFFA INDUSTRIES, INC | Packaging and interconnect system for integrated circuits |
5801437, | Mar 29 1993 | OVID DATA CO LLC | Three-dimensional warp-resistant integrated circuit module method and apparatus |
5886408, | Sep 08 1994 | Fujitsu Semiconductor Limited | Multi-chip semiconductor device |
5915167, | Apr 04 1997 | ELM 3DS INNOVATONS, LLC | Three dimensional structure memory |
5969380, | Jun 07 1996 | Round Rock Research, LLC | Three dimensional ferroelectric memory |
5973951, | May 19 1992 | Sun Microsystems, Inc. | Single in-line memory module |
5976953, | Sep 29 1994 | ALANZOR RESEARCH A B LLC | Three dimensional processor using transferred thin film circuits |
5985693, | Sep 30 1994 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | High density three-dimensional IC interconnection |
6057598, | Jan 31 1997 | Invensas Corporation | Face on face flip chip integration |
6072234, | Dec 21 1996 | NYTELL SOFTWARE LLC | Stack of equal layer neo-chips containing encapsulated IC chips of different sizes |
6085412, | Jun 11 1996 | Kabushiki Kaisha Toshiba | Method for manufacturing card type memory device |
6087722, | May 28 1998 | Samsung Electronics Co., Ltd. | Multi-chip package |
6108730, | Feb 27 1998 | GLOBALFOUNDRIES Inc | Memory card adapter insertable into a motherboard memory card socket comprising a memory card receiving socket having the same configuration as the motherboard memory card socket |
6133640, | Apr 04 1997 | ELM 3DS INNOVATONS, LLC | Three-dimensional structure memory |
6143590, | Sep 08 1994 | Fujitsu Semiconductor Limited | Multi-chip semiconductor device and method of producing the same |
6185122, | Nov 16 1998 | SanDisk Technologies LLC | Vertically stacked field programmable nonvolatile memory and method of fabrication |
6197641, | Aug 28 1998 | Bell Semiconductor, LLC | Process for fabricating vertical transistors |
6208545, | Apr 04 1997 | Elm Technology Corporation; ELM 3DS INNOVATONS, LLC | Three dimensional structure memory |
6252791, | Apr 11 1991 | SanDisk Technologies LLC | Computer memory cards using flash EEPROM integrated circuit chips and memory-controller systems |
6274926, | Apr 28 1993 | Kabushiki Kaisha Toshiba | Plate-shaped external storage device and method of producing the same |
6281042, | Aug 31 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Structure and method for a high performance electronic packaging assembly |
6291858, | Jan 03 2000 | International Business Machines Corporation | Multistack 3-dimensional high density semiconductor device and method for fabrication |
6297547, | Feb 13 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Mounting multiple semiconductor dies in a package |
6307257, | May 14 1999 | Siliconware Precision Industries, Co., Ltd. | Dual-chip integrated circuit package with a chip-die pad formed from leadframe leads |
6314013, | Nov 23 1998 | Micron Technology, Inc. | Stacked integrated circuits |
6316727, | Oct 07 1999 | United Microelectronics Corp | Multi-chip semiconductor package |
6322903, | Dec 06 1999 | Invensas Corporation | Package of integrated circuits and vertical integration |
6337521, | Sep 22 1999 | Renesas Electronics Corporation | Semiconductor device and a method of manufacturing the same |
6351028, | Feb 08 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multiple die stack apparatus employing T-shaped interposer elements |
6353265, | Feb 06 2001 | Renesas Electronics Corporation | Semiconductor device |
6355501, | Sep 21 2000 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
6367017, | Nov 07 1996 | IMPRIVATA, INC | Apparatus and method for providing and authentication system |
6414385, | Dec 30 1999 | Siliconware Precisionindustries Co., Ltd. | Quad flat non-lead package of semiconductor |
6431456, | Dec 03 1999 | Renesas Electronics Corporation; NEC Electronics Corporation | IC card |
6515359, | Jan 20 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Lead frame decoupling capacitor semiconductor device packages including the same and methods |
6531773, | Mar 03 2000 | Renesas Electronics Corporation | Semiconductor device |
6583512, | Dec 26 2000 | PANASONIC SEMICONDUCTOR SOLUTIONS CO , LTD | Semiconductor device and method for fabricating the same |
6664616, | Nov 21 1996 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
6704204, | Jun 23 1998 | Intel Corporation | IC package with edge connect contacts |
6731011, | Feb 19 2002 | SanDisk Technologies LLC | Memory module having interconnected and stacked integrated circuits |
6733954, | Feb 10 1998 | Nissha Printing Co., Ltd. | Semiconductor module substrate sheet, semiconductor module substrate sheet fabricating method and semiconductor module |
20010033030, | |||
20010054759, | |||
20020024146, | |||
20020027275, | |||
20020030262, | |||
20020030263, | |||
20030071348, | |||
20030189236, | |||
20040066693, | |||
20040084741, | |||
20040169285, | |||
20040178490, | |||
20040183206, | |||
EP73486, | |||
EP387834, | |||
EP395886, | |||
EP516866, | |||
EP606653, | |||
EP644548, | |||
EP800137, | |||
JP2000194818, | |||
JP2177553, | |||
JP6022352, | |||
JP61222216, | |||
JP6352463, | |||
WO9426083, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 13 2001 | Matrix Semiconductor, Inc. | (assignment on the face of the patent) | / | |||
Aug 13 2001 | MORESCO, LARRY L | Matrix Semiconductor, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012081 | /0460 | |
Aug 13 2001 | CHHOR, KHUSHRAV S | Matrix Semiconductor, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012081 | /0460 | |
Apr 05 2002 | Matrix Semiconductor, INC | VENTURE LENDING & LEASING III, INC , AS AGENT | SECURITY AGREEMENT | 012831 | /0698 | |
Apr 25 2002 | Matrix Semiconductor, INC | Silicon Valley Bank | SECURITY AGREEMENT | 012994 | /0547 | |
Oct 20 2005 | Matrix Semiconductor, INC | SanDisk 3D LLC | CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECTIVE MERGER TO ADD PAGES TO THE MERGER DOCUMENT PREVIOUSLY RECORDED PREVIOUSLY RECORDED ON REEL 017544 FRAME 0769 ASSIGNOR S HEREBY CONFIRMS THE MERGER | 018950 | /0686 | |
Oct 20 2005 | Matrix Semiconductor, INC | SanDisk 3D LLC | MERGER SEE DOCUMENT FOR DETAILS | 017544 | /0769 | |
Jan 13 2006 | Silicon Valley Bank | SanDisk 3D LLC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 017718 | /0550 | |
Jan 04 2007 | Silicon Valley Bank | Matrix Semiconductor, INC | RELEASE | 018775 | /0973 | |
Mar 24 2016 | SanDisk 3D LLC | SanDisk Technologies Inc | CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT LISTED PATENT NUMBER 8853569 TO THE CORRECT PATENT NUMBER 8883569 PREVIOUSLY RECORDED ON REEL 038300 FRAME 0665 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 038520 | /0552 | |
Mar 24 2016 | SanDisk 3D LLC | SanDisk Technologies Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 038300 | /0665 | |
May 16 2016 | SanDisk Technologies Inc | SanDisk Technologies LLC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 038813 | /0004 |
Date | Maintenance Fee Events |
Jul 28 2008 | REM: Maintenance Fee Reminder Mailed. |
Oct 15 2008 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Oct 15 2008 | M1554: Surcharge for Late Payment, Large Entity. |
Jun 20 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jul 07 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jan 18 2008 | 4 years fee payment window open |
Jul 18 2008 | 6 months grace period start (w surcharge) |
Jan 18 2009 | patent expiry (for year 4) |
Jan 18 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 18 2012 | 8 years fee payment window open |
Jul 18 2012 | 6 months grace period start (w surcharge) |
Jan 18 2013 | patent expiry (for year 8) |
Jan 18 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 18 2016 | 12 years fee payment window open |
Jul 18 2016 | 6 months grace period start (w surcharge) |
Jan 18 2017 | patent expiry (for year 12) |
Jan 18 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |