An adhesive/spacer structure (52, 52A, 60) is used to adhere first and second die (14, 18) to one another at a chosen separation in a multiple-die semiconductor chip package (56). The first and second die define a die bonding region (38) therebetween. The adhesive/spacer structure may comprise a plurality of spaced-apart adhesive/spacer islands (52, 52A) securing the first and second die to one another at a chosen separation (53). The adhesive/spacer structure may also secure the first and second die to one another to occupy about 1-50% of the die bonding region.
|
1. A method for adhering first and second die to one another at a chosen separation in a multiple-die semiconductor chip package, the method comprising:
connecting a wire between a bond pad of a first die and a substrate with the wire having a wire loop height extending from the bond pad;
selecting an adhesive/spacer material having pliable spacer elements within an adhesive;
depositing the adhesive/spacer material onto a first surface of the first die, the adhesive/spacer material covering 20-50 percent of the first surface of the first die;
providing an electrically non-conductive second surface of a second die with a dielectric layer;
locating the second surface of the second die opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
securing the first and second die to one another at the chosen separation; and
encapsulating the first die, the second die, and the adhesive/spacer material with an encapsulating material of a filled epoxy containing 80-90 percent filler material.
9. A method for adhering opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package, the method comprising:
connecting a wire between a bond pad of a first die and a substrate with the wire having a wire loop height extending from the bond pad;
selecting an adhesive/spacer material having pliable spacer elements within an adhesive;
choosing an amount of the adhesive/spacer material;
depositing the chosen amount of the adhesive/spacer material onto a first surface of the first die, the adhesive/spacer material covering 20-50 percent of the first surface of the first die;
providing an electrically non-conductive second surface of a second die with a dielectric layer;
locating the second surface of the second die opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
defining a die bonding region between the first and second surfaces;
securing the first and second die to one another at the chosen separation; and
encapsulating the first die, the second die, and the adhesive/spacer material with an encapsulating material of a filled epoxy containing 80-90 percent filler material.
12. A method for creating a multiple-die semiconductor chip package, the method comprising:
mounting a first die to a substrate, the first die comprising a first surface with bond pads at the first surface;
connecting the bond pads and the substrate with wires, having heights within a wire loop height extending from the bond pads;
selecting an adhesive/spacer material having pliable spacer elements within an adhesive;
depositing the adhesive/spacer material onto a first surface of the first die to for a non-convex continuous expanse;
locating an electrically non-conductive second surface of a second die having a dielectric layer thereon opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
defining a die bonding region between the first and second surfaces; and
securing the first and second die to one another at a chosen separation to create a multiple-die subassembly with a first percentage of 20-50 percent of the die bonding region occupied by the adhesive/spacer material; and
encapsulating the multiple-die subassembly to create a multiple-die semiconductor chip package, the encapsulating material occupying a second percentage of the die bonding region, the encapsulating material of a filled epoxy containing 80-90 percent filler material, and the wires within the die bonding region occupying a third percentage of the die bonding region.
5. A method for creating a multiple-die semiconductor chip package, the method comprising:
mounting a first die to a substrate, the first die having a first surface with bond pads at the first surface;
connecting the bond pads and the substrate with wires, having heights within a wire loop height extending from the bond pads;
selecting an adhesive/spacer material comprising pliable spacer elements within an adhesive;
depositing the adhesive/spacer material onto a first surface of the first die;
providing an electrically non-conductive second surface of a second surface of a second die with a dielectric layer;
locating a second surface of the second die opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
defining a die bonding region between the first and second surfaces; and
securing the first and second die to one another at a chosen separation to create a multiple-die subassembly with the adhesive/spacer material occupying a first percentage of 20-50 percent of the die bonding region; and
encapsulating the multiple-die subassembly to create a multiple-die semiconductor chip package, the encapsulating material occupying a second percentage of the die bonding region, the encapsulating material of a filled epoxy containing 80-90 percent filler material, and the wires within the die bonding region occupying a third percentage of the die bonding region.
2. The method according to
3. The method according to
4. The method according to
6. The method according to
7. The method according to
8. The method according to
10. The method according to
11. The method according to
13. The method according to
14. The method according to
|
This application is a Divisional of U.S. application Ser. No 10/969,116, filed Oct. 20, 2004, which claims priority from U.S. Provisional Application No. 60/573,903, filed May 24, 2004, titled “Adhesive/spacer island structure for multiple die package”; and which also claims priority from related U.S. Provisional Application No. 60/573,956, filed May 24, 2004, titled “Multiple die package with adhesive/spacer structure and insulated die surface”. This application is related to U.S. application Ser. No. 10/969,303, filed Oct. 20, 2004.
To obtain the maximum function and efficiency from the minimum package, various types of increased density packages have been developed. Among these various types of packages is the multiple-die semiconductor chip package, commonly referred to as a multi-chip module, multi-chip package or stacked chip package. A multi-chip package includes one or more integrated circuit semiconductor chips, often referred to as circuit die, stacked one onto another to provide the advantages of light weight, high density, and enhanced electrical performance. To stack the semiconductor chips, each chip can be lifted by a chip-bonding tool, which is usually mounted at the end of a pick-and-place device, and mounted onto the substrate or onto a semiconductor chip mounted previously.
In some circumstances, such as when the upper die is smaller than the lower die, the upper die can be attached directly to the lower die without the use of spacers. However, when spacers are needed between the upper and lower die, spacer die, that is die without circuitry, can be used between the upper and lower die. In addition, adhesives containing spacer elements, typically micro spheres, are often used to properly separate the upper and lower die. See U.S. Pat. Nos. 5,323,060; 6,333,562; 6,340,846; 6,388,313; 6,472,758; 6,569,709; 6,593,662; 6,441,496; and U.S. patent publication number US 2003/0178710.
After the chip mounting process, bonding pads of the chips are connected to bonding pads of the substrate with Au or Al wires during a wire bonding process to create an array of semiconductor chip devices. Finally, the semiconductor chips and their associated wires connected to the substrate are encapsulated, typically using an epoxy-molding compound, to create an array of encapsulated semiconductor devices. The molding compound protects the semiconductor devices from the external environment, such as physical shock and humidity. After encapsulation, the encapsulated devices are separated, typically by sawing, into individual semiconductor chip packages.
A first aspect of the invention is directed to an adhesive/spacer structure used to adhere first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. The adhesive/spacer structure comprises a plurality of spaced-apart adhesive/spacer islands securing the first and second die to one another at a chosen separation.
A second aspect of the invention is directed to multiple-die semiconductor chip package. A first die is mounted to the substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface. Wires are bonded to and extend from the bond pads outwardly past the periphery to the substrate. A second surface of a second die is positioned opposite the first surface to define a die bonding region therebetween. A plurality of spaced-apart adhesive/spacer islands are within the die bonding region and secure the first and second die to one another at a chosen separation to create a multiple-die subassembly. The adhesive/spacer islands comprise spacer elements within an adhesive. A material encapsulates the multiple-die subassembly to create a multiple-die semiconductor chip package.
A third aspect of the invention is directed to adhesive/spacer structure used to adhere opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. The first and second die define a die bonding region therebetween. The adhesive/spacer structure comprises spacer elements within an adhesive. The adhesive/spacer structure secures the first and second die to one another and occupies at most about 50% of the die bonding region.
A fourth aspect of the invention is directed to a multiple-die semiconductor chip package. A first die is mounted to a substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface. Wires are bonded to and extend from the bond pads outwardly past the periphery to the substrate. A second surface of a second die is positioned opposite the first surface to define a die bonding region therebetween. An adhesive/spacer structure within the die bonding region secures the first and second surfaces to one another at a chosen separation to create a multiple-die subassembly. The adhesive/spacer structure comprises spacer elements within an adhesive. The adhesive/spacer structure and occupies at most about 50% of the die bonding region. A material encapsulates the multiple-die subassembly to create a multiple-die semiconductor chip package.
A fifth aspect of the invention is directed to a method for adhering first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. An adhesive/spacer material having spacer elements within an adhesive is selected. The adhesive/spacer material is deposited onto a first surface of a first die at a plurality of spaced-apart positions. A second surface of a second die is located opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby securing the first and second die to one another at a chosen separation. The selecting and depositing steps are carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step.
A sixth aspect of the invention is directed to a method for creating a multiple-die semiconductor chip package. A first die is mounted to a substrate, the first die having a first surface with bond pads at the first surface. The bond pads are connected to the substrate with wires. An adhesive/spacer material, comprising spacer elements within an adhesive, is selected. The adhesive/spacer material is deposited onto the first surface of the first die at a plurality of spaced-apart positions. A second surface of a second die is located opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation to create a multiple-die subassembly. The selecting and depositing steps are carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step. The multiple-die subassembly is encapsulated to create a multiple-die semiconductor chip package.
A seventh aspect of the invention is directed to a method for adhering opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. An adhesive/spacer material, having spacer elements within an adhesive, is selected. An amount of the adhesive/spacer material is chosen. The chosen amount the adhesive/spacer material is deposited onto a first surface of a first die. A second surface of a second die is located opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation. The choosing and depositing steps are carried out so that the adhesive/spacer material occupies at most about 50% of the die bonding region following the securing step.
An eighth aspect of the invention is directed to a method for creating a multiple-die semiconductor chip package. A first die, comprising a first surface with bond pads at the first surface, is mounted to a substrate. The bond pads and the substrate are connected with wires. An adhesive/spacer material having spacer elements within an adhesive is selected. The adhesive/spacer material is deposited onto a first surface of the first die at a plurality of spaced-apart positions. A second surface of a second die is located opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation to create a multiple-die subassembly. The selecting and depositing steps are carried out so that the adhesive/spacer material occupies at most about 50% of the die bonding region. The multiple-die subassembly is encapsulated to create a multiple-die semiconductor chip package, with the encapsulating material occupying a second percentage of the die bonding region.
The present invention provides several potential advantages over conventional die stacking structure, specifically silicon spacer die and conventional spacer adhesives. The number of processing steps is reduced compared to conventional packages using silicon spacer wafers. According to the present invention, material processing can be simplified, the amount of spacer material used can be reduced and package reliability and productivity can be potentially increased.
Various features and advantages of the invention will appear from the following description in which the preferred embodiments have been set forth in detail in conjunction with the accompanying drawings.
The invention will now be described in further detail by reference to the drawings, which illustrate alternative embodiments of the invention. The drawings are diagrammatic, showing features of the invention and their relation to other features and structures, and are not made to scale. For improved clarity of presentation, in the FIGs. illustrating embodiments of the invention, elements corresponding to elements shown in other drawings are not all particularly renumbered, although they are all readily identifiable in all the FIGs.
Several prior art structures and embodiments made according to the invention are discussed below. Like reference numerals refer to like elements.
Each deposit 42 of material 36, see
Spacer elements 46, prior to use, are typically spherical, ellipsoidal, cylindrical with hemispherical or ellipsoidal ends, or the like. After assembly, assuming spacer elements 46 are compressible, spacer elements 46 are compressed to some degree and have flattened areas where they contact lower and upper die 14, 18; the shape of such spacers is collectively referred to as generally ellipsoidal. For example, an initially spherical spacer element 46 having an 8 mil (200 micrometer) diameter will typically compress to a height of about 7.5 mil (188 micrometers). The height of spacers 46, which is equal to chosen separation 53, is usually at least equal to a wire loop height 43, is more usually greater than the wire loop height 43, and can be at least about 10% greater than the wire loop height 43. The wire loop height 43 of the wires 26 is defined as a height of the wires 26 extending from the bond pads 28 of first, lower die 14. If desired, the selection of the spacer elements includes selecting spacer elements so that chosen separation 53 is equal to the wire loop height 43 plus an allowance for manufacturing tolerance build-up resulting from making the wire bonds, the variance in the size and compressibility the of spacer elements 46 and other appropriate variables.
Following the deposition of deposits 42, second, upper die 18, preferably having a dielectric layer 48 at its second, lower surface 50, is secured to first, lower die 14 by deposits 42 of material 36 to create a multiple-die subassembly 51 with upper and lower die 14, 18 separated by a chosen separation 53. See
The dielectric layer 48 serves to prevent electrical shorting in the event of contact between the die 18 and the wire loops between it and the die 14 upon which it is mounted. This provides a significant advantage in manufacturing, according to the invention. Where no dielectric layer is provided on the underside of the upper die in a stack, the finished separation between the lower surface of the upper die and the upper surface of the lower die must necessarily be at least as great as the design wire loop height above the upper surface of the lower die. Because of variations in manufacture the specified separation must be made considerably greater than the design wire loop height; particularly, for example, some allowance must be made for variation in the actual heights of the loops, variation in the size of the spacer elements (particularly, variation in the height dimension of the compressed spacer elements). These allowances can result in significant addition to the separation in the finished stack and, therefore, these allowances can result significant increase in the overall thickness of the finished package. The effect is greater where a multiple die package includes more than two separated (spaced apart) stacked die.
In contrast, where the underside of the upper die in a stacked pair of die according to the invention is provided with a dielectric layer, the allowance may be considerably reduced. Although it may not be particularly desirable for the wire loops to contact the underside of the upper die (that is, to contact dielectric layer), it is not fatal to the package if contact sometimes results during manufacture and, accordingly, it is not necessary to add significantly to the separation specification or to the resulting package height.
The multiple spacer island embodiments of
Encapsulating material 54 may be a conventional material comprising a filled epoxy; filled epoxy materials typically comprise about 80-90 percent small, hard filler material, typically 5-10 micrometer glass or ceramic particles. Therefore, conventional encapsulating material 54 would not be suitable for use as adhesive 58 because the small, hard filler material could be captured between spacer element 46 and either or both of die 14, 18, resulting in damage to the die. Boundaries 58 are created between adhesive/spacer islands 52 and encapsulating material 54.
In some situations the plurality of spaced-apart adhesive/spacer islands 52, 52A may be replaced by a continuous expanses 60 of adhesive/spacer material 36 such as illustrated in
The present invention finds particular utility for use with a center bonded die 64, see
The multiple die packages illustrated by way of example in
The adhesive/spacer structures are shown in
In multiple die packages according to the invention, at least two die in the stack are separated by an adhesive/spacer structure; or, at least the lower die in the stack is separated from the substrate by a adhesive/spacer structure. All the die may be separated by spacers, at least two of them being separated by a adhesive/spacer structure; or, in some instances where one or more die is narrower than the die upon which it is stacked, no spacer may be required between those two die.
Other modification and variation can be made to the disclosed embodiments without departing from the subject of the invention as defined in the following claims. For example, although the above embodiments disclose the use of adhesive/spacer material 36 between lower and upper die 14,18, material 36 may also be used with multiple die semiconductor chip packages having, for example, four die with material 36 used between one, two or three of the pairs of adjacent die. Also, although the above described embodiments show the bump reverse bonding method for attaching wires 26 to bond pads 28, 30, the conventional forward wire bonding method can also be used.
Any and all patents, patent applications and printed publications referred to above are incorporated by reference.
Other embodiments are within the scope of the invention.
Lee, Sang Ho, Kwon, Hyeog Chan, Ju, Jong Wook
Patent | Priority | Assignee | Title |
10256215, | Jun 14 2016 | Samsung Electronics Co., Ltd. | Semiconductor package |
10665571, | Jun 14 2016 | Samsung Electronics Co., Ltd. | Semiconductor package |
11721560, | Jan 05 2018 | Innolux Corporation | Manufacturing method of semiconductor device |
9941252, | Jun 14 2016 | Samsung Electronics Co., Ltd. | Semiconductor package |
Patent | Priority | Assignee | Title |
5140404, | Oct 24 1990 | Micron Technology, Inc. | Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
5218229, | Aug 30 1991 | Micron Technology, Inc. | Inset die lead frame configuration lead frame for a semiconductor device having means for improved busing and die-lead frame attachment |
5222014, | Mar 02 1992 | Freescale Semiconductor, Inc | Three-dimensional multi-chip pad array carrier |
5229960, | Dec 04 1991 | Matra Marconi Space France | Solid state memory modules and memory devices including such modules |
5323060, | Jun 02 1993 | Round Rock Research, LLC | Multichip module having a stacked chip arrangement |
5340771, | Mar 18 1993 | LSI Logic Corporation | Techniques for providing high I/O count connections to semiconductor dies |
5372883, | Mar 20 1990 | Alpha Fry Limited | Die attach adhesive film, application method and devices incorporating the same |
5373189, | Aug 13 1992 | Commissariate a l'Energie Atomique | Three-dimensional multichip module |
5436203, | Jul 05 1994 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Shielded liquid encapsulated semiconductor device and method for making the same |
5444296, | Nov 22 1993 | Sun Microsystems, Inc. | Ball grid array packages for high speed applications |
5495398, | May 22 1992 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
5550711, | Aug 01 1990 | ENTORIAN GP LLC; ENTORIAN TECHNOLOGIES INC | Ultra high density integrated circuit packages |
5652185, | Apr 07 1995 | National Semiconductor Corporation | Maximized substrate design for grid array based assemblies |
5744863, | Jul 11 1994 | GLOBALFOUNDRIES Inc | Chip carrier modules with heat sinks attached by flexible-epoxy |
5753358, | Aug 25 1994 | W L GORE & ASSOCIATES, INC | Adhisive-filler polymer film composite |
5776799, | Nov 08 1996 | SAMSUNG ELECTRONICS CO , LTD | Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same |
5898219, | Apr 02 1997 | Intel Corporation | Custom corner attach heat sink design for a plastic ball grid array integrated circuit package |
5899705, | Nov 20 1997 | Round Rock Research, LLC | Stacked leads-over chip multi-chip module |
5903049, | Oct 29 1997 | TESSERA ADVANCED TECHNOLOGIES, INC | Semiconductor module comprising semiconductor packages |
5945733, | Nov 14 1994 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Structure for attaching a semiconductor wafer section to a support |
5977640, | Jun 26 1998 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
5982633, | Aug 20 1997 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Opposed ball grid array mounting |
5994166, | Mar 10 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of constructing stacked packages |
6025648, | Apr 17 1997 | Godo Kaisha IP Bridge 1 | Shock resistant semiconductor device and method for producing same |
6034875, | Jun 17 1998 | GLOBALFOUNDRIES Inc | Cooling structure for electronic components |
6075289, | Nov 04 1996 | TESSERA, INC , A CORP OF DELAWARE | Thermally enhanced packaged semiconductor assemblies |
6118176, | Apr 26 1999 | Advanced Semiconductor Engineering, Inc. | Stacked chip assembly utilizing a lead frame |
6133626, | Sep 24 1998 | Semiconductor Components Industries, LLC | Three dimensional packaging configuration for multi-chip module assembly |
6157080, | Nov 06 1997 | Sharp Kabushiki Kaisha | Semiconductor device using a chip scale package |
6177729, | Apr 03 1999 | GLOBALFOUNDRIES Inc | Rolling ball connector |
6201266, | Jul 01 1999 | OKI SEMICONDUCTOR CO , LTD | Semiconductor device and method for manufacturing the same |
6201302, | Dec 31 1998 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Semiconductor package having multi-dies |
6238946, | Aug 17 1999 | GLOBALFOUNDRIES Inc | Process for fabricating single crystal resonant devices that are compatible with integrated circuit processing |
6238949, | Jun 18 1999 | National Semiconductor Corporation | Method and apparatus for forming a plastic chip on chip package module |
6265763, | Mar 14 2000 | Siliconware Precision Industries Co., Ltd. | Multi-chip integrated circuit package structure for central pad chip |
6265766, | Oct 10 1997 | Round Rock Research, LLC | Flip chip adaptor package for bare die |
6274930, | Aug 17 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multi-chip module with stacked dice |
6316838, | Oct 29 1999 | Fujitsu Limited | Semiconductor device |
6333552, | Aug 07 1998 | Sharp Kabushiki Kaisha | Millimeter wave semiconductor device |
6333562, | Jul 13 2000 | Advanced Semiconductor Engineering, Inc. | Multichip module having stacked chip arrangement |
6340846, | Dec 06 2000 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Making semiconductor packages with stacked dies and reinforced wire bonds |
6351028, | Feb 08 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multiple die stack apparatus employing T-shaped interposer elements |
6376904, | Dec 23 1999 | Rambus Inc. | Redistributed bond pads in stacked integrated circuit die package |
6388313, | Jan 30 2001 | Siliconware Precision Industries Co., Ltd. | Multi-chip module |
6400007, | Apr 16 2001 | Kingpak Technology Inc. | Stacked structure of semiconductor means and method for manufacturing the same |
6407456, | Feb 20 1996 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Multi-chip device utilizing a flip chip and wire bond assembly |
6413798, | Jan 18 1998 | Kabushiki Kaisha Toshiba | Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same |
6414381, | Mar 15 1999 | SHINKO ELECTRIC INDUSTRIES, CO , LTD | Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board |
6424050, | Sep 22 1999 | Seiko Epson Corporation | Semiconductor device |
6436732, | Aug 21 1997 | Enable Fuel Cell Corporation | Apparatus for applying viscous materials to a lead frame |
6441496, | Jan 23 2001 | KINGPAK TECHNOLOGY INC | Structure of stacked integrated circuits |
6445064, | Feb 06 2001 | Renesas Electronics Corporation | Semiconductor device |
6462421, | Apr 10 2000 | Advanced Semicondcutor Engineering, Inc. | Multichip module |
6472732, | Oct 25 1999 | LAPIS SEMICONDUCTOR CO , LTD | BGA package and method for fabricating the same |
6472741, | Jul 14 2001 | Siliconware Precision Industries Co., Ltd. | Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same |
6472758, | Jul 20 2000 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Semiconductor package including stacked semiconductor dies and bond wires |
6489676, | Dec 04 2000 | SOCIONEXT INC | Semiconductor device having an interconnecting post formed on an interposer within a sealing resin |
6492726, | Sep 22 2000 | Chartered Semiconductor Manufacturing Ltd. | Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection |
6501165, | Jun 05 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Stackable semiconductor package having conductive layer and insulating layers and method of fabrication |
6503821, | Oct 21 1998 | International Business Machines Corporation | Integrated circuit chip carrier assembly |
6512303, | Dec 19 1995 | Round Rock Research, LLC | Flip chip adaptor package for bare die |
6538319, | Sep 02 1997 | HPLP TECHNOLOGIES INC | Semiconductor device |
6545365, | Apr 26 2000 | Renesas Electronics Corporation | Resin-sealed chip stack type semiconductor device |
6545366, | Jan 11 2001 | Renesas Electronics Corporation | Multiple chip package semiconductor device |
6552423, | Feb 18 2000 | Samsung Electronics Co., Ltd. | Higher-density memory card |
6555902, | Jul 17 2000 | Siliconware Precision Industries Co., Ltd. | Multiple stacked-chip packaging structure |
6569709, | Oct 15 2001 | Round Rock Research, LLC | Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods |
6570249, | Dec 24 2001 | Siliconware Precision Industries Co., Ltd. | Semiconductor package |
6583503, | Mar 10 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor package with stacked substrates and multiple semiconductor dice |
6590281, | Nov 15 2001 | Siliconware Precision Industries Co., Ltd. | Crack-preventive semiconductor package |
6593647, | Jun 15 2001 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device |
6593648, | Aug 31 2000 | Seiko Epson Corporation | Semiconductor device and method of making the same, circuit board and electronic equipment |
6593662, | Aug 02 2000 | Siliconware Precision Industries Co., Ltd. | Stacked-die package structure |
6599779, | Sep 24 2001 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | PBGA substrate for anchoring heat sink |
6607937, | Aug 23 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Stacked microelectronic dies and methods for stacking microelectronic dies |
6611063, | Sep 16 1999 | Renesas Electronics Corporation | Resin-encapsulated semiconductor device |
6620651, | Oct 23 2001 | HENKEL AG & CO KGAA | Adhesive wafers for die attach application |
6621169, | Sep 04 2000 | SOCIONEXT INC | Stacked semiconductor device and method of producing the same |
6621172, | Sep 03 1999 | Seiko Epson Corporation | Semiconductor device and method of fabricating the same, circuit board, and electronic equipment |
6649448, | Oct 05 2000 | RENESAS SEMICONDUCTOR PACKAGE & TEST SOLUTIONS CO , LTD ; RENESAS SEMICONDUCTOR KYUSHU YAMAGUCHI CO , LTD | Method of manufacturing a semiconductor device having flexible wiring substrate |
6650009, | Jul 18 2000 | Siliconware Precision Industries Co., Ltd. | Structure of a multi chip module having stacked chips |
6650019, | Jul 20 2000 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Method of making a semiconductor package including stacked semiconductor dies |
6660560, | Sep 10 2001 | DELPHI TECHNOLOGIES IP LIMITED | No-flow underfill material and underfill method for flip chip devices |
6667556, | Dec 19 1995 | Round Rock Research, LLC | Flip chip adaptor package for bare die |
6690089, | May 15 2002 | LAPIS SEMICONDUCTOR CO , LTD | Semiconductor device having multi-chip package |
6700178, | Mar 09 2001 | Advanced Semiconductor Engineering, Inc. | Package of a chip with beveled edges |
6706557, | Sep 21 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method of fabricating stacked die configurations utilizing redistribution bond pads |
6710455, | Aug 30 2001 | Infineon Technologies AG | Electronic component with at least two stacked semiconductor chips and method for fabricating the electronic component |
6716676, | Jun 04 2001 | Siliconware Precision Industries Co., Ltd. | Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same |
6734539, | Dec 27 2000 | Lucent Technologies Inc.; Lucent Technologies Inc | Stacked module package |
6734552, | Jul 11 2001 | UTAC HEADQUARTERS PTE LTD | Enhanced thermal dissipation integrated circuit package |
6737750, | Dec 07 2001 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Structures for improving heat dissipation in stacked semiconductor packages |
6746894, | Mar 30 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Ball grid array interposer, packages and methods |
6747361, | Jul 26 2000 | NEC Electronics Corporation | Semiconductor device and packaging method thereof |
6753613, | Mar 13 2002 | BEIJING XIAOMI MOBILE SOFTWARE CO , LTD | Stacked dice standoffs |
6762488, | Mar 19 2002 | Renesas Electronics Corporation | Light thin stacked package semiconductor device and process for fabrication thereof |
6777799, | Sep 04 2000 | SOCIONEXT INC | Stacked semiconductor device and method of producing the same |
6777819, | Dec 20 2000 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with flash-proof device |
6784555, | Sep 17 2001 | Dow Silicones Corporation | Die attach adhesives for semiconductor applications utilizing a polymeric base material with inorganic insulator particles of various sizes |
6787915, | Mar 05 2001 | OKI SEMICONDUCTOR CO , LTD | Rearrangement sheet, semiconductor device and method of manufacturing thereof |
6787916, | Sep 13 2001 | Invensas Corporation | Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity |
6794749, | Aug 31 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Chip package with grease heat sink |
6818980, | May 07 2003 | UTAC HEADQUARTERS PTE LTD | Stacked semiconductor package and method of manufacturing the same |
6828665, | Oct 18 2002 | Siliconware Precision Industries Co., Ltd. | Module device of stacked semiconductor packages and method for fabricating the same |
6833287, | Jun 16 2003 | STATS CHIPPAC PTE LTE | System for semiconductor package with stacked dies |
6835598, | Jul 24 2002 | Samsung Electronics Co., Ltd. | Stacked semiconductor module and method of manufacturing the same |
6838761, | Sep 17 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield |
6847105, | Sep 21 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Bumping technology in stacked die configurations |
6858468, | May 09 2000 | National Semiconductor Corporation | Techniques for joining an opto-electronic module to a semiconductor package |
6864566, | Aug 21 2001 | Samsung Electronics Co., Ltd. | Duel die package |
6882057, | Jun 25 2003 | VIA Technologies, Inc. | Quad flat no-lead chip carrier |
6885093, | Feb 28 2002 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Stacked die semiconductor device |
6890798, | Jun 08 1999 | Intel Corporation | Stacked chip packaging |
6900528, | Jun 21 2001 | Round Rock Research, LLC | Stacked mass storage flash memory package |
6906415, | Jun 27 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor device assemblies and packages including multiple semiconductor devices and methods |
6906416, | Oct 08 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package |
6919627, | Jun 04 2002 | SILICONWARE PRECISION INDUSTRIES CO , LTD | Multichip module |
6930378, | Nov 10 2003 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Stacked semiconductor die assembly having at least one support |
6930396, | Apr 05 2002 | Renesas Electronics Corporation | Semiconductor device and method for manufacturing the same |
6933598, | Oct 08 2002 | STATS CHIPPAC PTE LTE | Semiconductor stacked multi-package module having inverted second package and electrically shielded first package |
6951982, | Nov 22 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Packaged microelectronic component assemblies |
6972481, | Sep 17 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages |
7034387, | Apr 04 2003 | STATS CHIPPAC PTE LTE | Semiconductor multipackage module including processor and memory package assemblies |
7034388, | Jan 25 2002 | Advanced Semiconductor Engineering, Inc. | Stack type flip-chip package |
7045887, | Oct 08 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package |
7049691, | Oct 08 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having inverted second package and including additional die or stacked package on second package |
7053476, | Sep 17 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages |
7053477, | Oct 08 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having inverted bump chip carrier second package |
7057269, | Oct 08 2002 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package |
7061088, | Oct 08 2002 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Semiconductor stacked multi-package module having inverted second package |
7064426, | Sep 17 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having wire bond interconnect between stacked packages |
7071568, | Nov 10 2003 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Stacked-die extension support structure and method thereof |
7081678, | Apr 04 2003 | Advanced Semiconductor Engineering Inc. | Multi-chip package combining wire-bonding and flip-chip configuration |
7101731, | Oct 08 2002 | STATS CHIPPAC PTE LTE | Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package |
7247942, | May 09 2000 | National Semiconductor Corporation | Techniques for joining an opto-electronic module to a semiconductor package |
20010048151, | |||
20020096755, | |||
20020130404, | |||
20030001252, | |||
20030038357, | |||
20030038374, | |||
20030054162, | |||
20030113952, | |||
20030141582, | |||
20030153134, | |||
20030178710, | |||
20040016939, | |||
20040026768, | |||
20040039127, | |||
20040061213, | |||
20040195667, | |||
20040212096, | |||
20050090050, | |||
20050106779, | |||
20050224959, | |||
20050243268, | |||
20060043556, | |||
20060138631, | |||
20060189033, | |||
20060197209, | |||
JP2001223326, | |||
JP5152505, | |||
KR2001068614, | |||
KR2004085348, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 20 2005 | ChipPAC, Inc | STATS CHIPPAC, INC | MERGER AND CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 036286 | /0612 | |
Jan 20 2005 | STATS CHIPPAC, INC | STATS CHIPPAC, INC | MERGER AND CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 036286 | /0612 | |
Sep 11 2006 | ChipPAC, Inc. | (assignment on the face of the patent) | / | |||
Aug 06 2015 | STATS CHIPPAC, INC | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 036288 | /0748 | |
Mar 29 2016 | STATS ChipPAC Ltd | STATS CHIPPAC PTE LTE | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 038378 | /0200 | |
May 03 2019 | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | STATS CHIPPAC, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052844 | /0491 | |
May 03 2019 | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | STATS CHIPPAC PTE LTD FORMERLY KNOWN AS STATS CHIPPAC LTD | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052844 | /0491 |
Date | Maintenance Fee Events |
Jul 07 2017 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 07 2021 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Jan 07 2017 | 4 years fee payment window open |
Jul 07 2017 | 6 months grace period start (w surcharge) |
Jan 07 2018 | patent expiry (for year 4) |
Jan 07 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 07 2021 | 8 years fee payment window open |
Jul 07 2021 | 6 months grace period start (w surcharge) |
Jan 07 2022 | patent expiry (for year 8) |
Jan 07 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 07 2025 | 12 years fee payment window open |
Jul 07 2025 | 6 months grace period start (w surcharge) |
Jan 07 2026 | patent expiry (for year 12) |
Jan 07 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |